A New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis

Similar documents
Maejo International Journal of Science and Technology

Schottky Rectifiers Zheng Yang (ERF 3017,

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

Fabrication of a 600V/20A 4H-SiC Schottky Barrier Diode

Lecture 9: Metal-semiconductor junctions

Current mechanisms Exam January 27, 2012

EECS130 Integrated Circuit Devices

8. Schottky contacts / JFETs

Al/Ti/4H SiC Schottky barrier diodes with inhomogeneous barrier heights

Avalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping

Schottky diodes. JFETs - MESFETs - MODFETs

PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS

Edge termination study and fabrication of a 4H SiC junction barrier Schottky diode

PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS

Fabrication and Characteristics Study Ni-nSiC Schottky Photodiode Detector

High-temperature characteristics of SiC Schottky barrier diodes related to physical phenomena

Effective masses in semiconductors

Figure 3.1 (p. 141) Figure 3.2 (p. 142)

Semiconductor Devices

Compound buried layer SOI high voltage device with a step buried oxide

Barrier inhomogeneities of Pt contacts to 4H SiC *

Parametric simulation of SiC Schottky JBS structures

Chapter 7. The pn Junction

Breakdown Voltage Characteristics of SiC Schottky Barrier Diode with Aluminum Deposition Edge Termination Structure

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

Metal Semiconductor Contacts

Introduction to Power Semiconductor Devices

ECE 340 Lecture 35 : Metal- Semiconductor Junctions Class Outline:

Electronic Supplementary Information. Recombination kinetics in silicon solar cell under low-concentration: Electroanalytical

SIC is receiving increased attention as a semiconductor

Solid State Electronics. Final Examination

MOSFET: Introduction

Module-6: Schottky barrier capacitance-impurity concentration

Novel Back-Biased UTBB Lateral SCR for FDSOI ESD Protections

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Metal Semiconductor Contacts

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

3. Two-dimensional systems

Quiz #1 Practice Problem Set

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Subthreshold and scaling of PtSi Schottky barrier MOSFETs

System Modeling and Characterization of SiC Schottky Power Diodes

Diodes for Power Electronic Applications

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors. Fabrication of semiconductor sensor

Semiconductor Physics fall 2012 problems

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is

ITT Technical Institute ET215 Devices I Unit 1

EECS130 Integrated Circuit Devices

Electrical Characterization of PiN Diodes with p + layer Selectively Grown by VLS Transport

Characteristics and parameter extraction for NiGe/n-type Ge Schottky diode with variable annealing temperatures

A comparison study on hydrogen sensing performance of Pt/MoO3 nanoplatelets coated with a thin layer of Ta2O5 or La2O3

Leakage Mechanisms. Thin films, fully depleted. Thicker films of interest for higher voltage applications. NC State

Sensors & Transducers 2014 by IFSA Publishing, S. L.

Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress

MOS Transistor I-V Characteristics and Parasitics

Diodes. EE223 Digital & Analogue Electronics Derek Molloy 2012/2013.

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

Introductory Nanotechnology ~ Basic Condensed Matter Physics ~

Tokyo Institute of Technology Engineering. Bachelor Thesis. Electrical Characteristics of SiC Schottky Diodes with TiC and TiSi2 Electrodes

Micro-coolers fabricated as a component in an integrated circuit

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

EE 130 Intro to MS Junctions Week 6 Notes. What is the work function? Energy to excite electron from Fermi level to the vacuum level

THE concept of Schottky Barrier Collector Transistor

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

PN Junction Diode. Diode Cases. Semiconductor Elements. 2009, EE141Associate Professor PhD. T.Vasileva

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

Basic Physics of Semiconductors

T. L. Lin, J. S. Park, S. D. Gunapala, E. W. Jones, and H. M. Del Castillo. Pasadena, CA 91109

Temperature-dependent characteristics of 4H SiC junction barrier Schottky diodes

Effect on 4H-SiC Schottky Rectifiers of Ar Discharges Generated in A Planar Inductively Coupled Plasma Source

On the Modeling and Simulation of Novel Schottky Based Silicon Rectifiers

Fabrication and characteristics of Hg/n-bulk GaN schottky diode

M R S Internet Journal of Nitride Semiconductor Research

Charge Extraction. Lecture 9 10/06/2011 MIT Fundamentals of Photovoltaics 2.626/2.627 Fall 2011 Prof. Tonio Buonassisi

Review of Semiconductor Physics. Lecture 3 4 Dr. Tayab Din Memon

Linearly graded doping drift region: anovel lateral voltage-sustaining layer used for improvement of RESURF LDMOS transistor performances

The Injected Dark Current of a p + n and a p + n n + Silicon Solar Cell Taking into Account the Narrowing of Band Gap Due to Heavy Doping

p-n junction biasing, p-n I-V characteristics, p-n currents Norlaili Mohd. Noh EEE /09

Long Channel MOS Transistors

Schottky Diodes (M-S Contacts)

Problem 9.20 Threshold bias for an n-channel MOSFET: In the text we used a criterion that the inversion of the MOSFET channel occurs when V s = ;2 F w

ECE 340 Lecture 27 : Junction Capacitance Class Outline:

Nanoelectronics. Topics

Semiconductor Junctions

MEGAWATT SOLID-STATE ELECTRONICS

The Devices: MOS Transistors

Fermi Level Pinning at Electrical Metal Contacts. of Monolayer Molybdenum Dichalcogenides

Misan University College of Engineering Electrical Engineering Department. Exam: Final semester Date: 17/6/2017

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

A HYDROGEN SENSITIVE Pd/GaN SCHOTTKY DIODE SENSOR

2 Title: "Ultrathin flexible electronic device based on tunneling effect: a flexible ferroelectric tunnel

The Origins of Leaky Characteristics of Schottky Diodes on p-gan

Semiconductor Physics Problems 2015

Solid-State Electronics

Part 1: MetalMetal Contacts Workfunction Differences Flat band (a) (Pt) = 5.36 ev Pt Vacuum Fermi level Electrons Mo Vacuum Fermi level Electrons (Mo)

SRI VIDYA COLLEGE OF ENGINEERING AND TECHNOLOGY VIRUDHUNAGAR Department of Electronics and Communication Engineering

TRANSVERSE SPIN TRANSPORT IN GRAPHENE

MOS Capacitors ECE 2204

Characterization of the gate-voltage dependency of input capacitance in a SiC MOSFET

Transcription:

M. Jagadesh Kumar and C. Linga Reddy, "A New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis", IEEE Trans. on Electron Devices, Vol.50, pp.1690-1693, July 2003. A New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis M. Jagadesh Kumar 1, Senior Member, IEEE and C. Linga Reddy 2, Student Member, IEEE Department of Electrical Engineering Indian Institute of Technology, Delhi Hauz Khas, New Delhi 1 016, INDIA Email: mamidala@ieee.org FAX: 91-11-658 1264 Manuscript submitted to: IEEE Transactions on Electron Devices Date: 4 February 2003 1 Author for communication. 1

Abstract In this paper, we report a new 4H-SiC Lateral Dual Sidewall Schottky (LDSS) rectifier on a highly doped drift layer consisting of a high-barrier sidewall Schottky contact on top of the low-barrier Schottky contact. Using two-dimensional device simulation, the performance of the proposed device has been evaluated in detail by comparing its characteristics with those of the compatible Lateral Conventional Schottky (LCS) and Lateral Trench Sidewall Schottky (LTSS) rectifiers on 4H-SiC. From our simulation results, it is observed that the proposed LDSS rectifier acts as a low-barrier LTSS rectifier under forward bias conditions and as a high-barrier LTSS rectifier under reverse bias conditions making it an ideal rectifier. The LDSS rectifier exhibits an on/off current ratio (at 1 V / -500 V) of 5.5 7 for an epitaxial layer doping of 1 17 /cm 3. Further, the proposed LDSS structure exhibits a very sharp breakdown similar to that of a PiN diode in spite of using only Schottky junctions in the structure. We have analyzed the reasons for the improved performance of the LDSS. 2

1. INTRODUCTION SiC Schottky rectifiers are now well known for their advantages in high temperature, high speed and high voltage applications [1]. Although several vertical SiC Schottky rectifiers have been reported in literature [2], lateral Schottky rectifiers are increasingly becoming important because of their utility in power ICs [3-5]. Recently, Kumar and Singh [5] have demonstrated that Schottky rectifiers with low reverse leakage current and PiN diode like sharp reverse breakdown can be achieved using the sidewall Schottky contact of a trench filled with a metal. Selecting a metal for this Lateral Trench Sidewall Schottky (LTSS) rectifier with a suitable work-function plays a vital role in deciding its forward and reverse characteristics. If a low-barrier metal is used for the sidewall Schottky contact in the LTSS rectifier, it will result in a low forward voltage drop but the reverse leakage current will be large and viceversa for a high-barrier Schottky contact. However, it would be ideal if the Schottky rectifier has both low forward voltage drop as well as low reverse leakage current. This is impossible to obtain in a LTSS rectifier without making a trade-off between forward voltage drop and the reverse leakage current. In order to overcome this, for the first time, we propose a Lateral Dual Sidewall Schottky (LDSS) rectifier in which the low-barrier sidewall Schottky conducts during forward bias and the high-barrier sidewall Schottky conducts during the reverse bias. Based on simulation results, we demonstrate that the forward characteristics of the proposed LDSS structure are close to that of the low-barrier LTSS rectifier and the reverse characteristics are close to that of the high-barrier LTSS rectifier resulting in a near ideal Schottky rectifier. The reverse breakdown of the LDSS structure is also very sharp and is similar to that of a PiN diode. In the following sections, we report the results on this unique and highly desired I-V characteristics of the proposed 4H-SiC LDSS rectifier and 3

analyze the reasons for the improved performance. It may be pointed out that although we have chosen SiC as the material for studying the LDSS structure, our basic idea should work equally well for other materials such as silicon whose technology is more matured than that of SiC. 2. LDSS STRUCTURE AND FABRICATION STEPS Schematic cross-sectional view of the 4H-SiC LDSS rectifier implemented in the 2- dimensional device simulator MEDICI [6] is shown in Fig. 1. The anode of the LDSS rectifier consists of a high barrier Schottky (HBS) metal (Nickel with φ BH = 1.50 ev) on top of the low barrier Schottky (LBS) metal (Titanium with φ BL = 0.85 ev). These two metals are commonly used in SiC Schottky rectifiers [1]. Electric field crowding at the trench edges is reduced by using a simple field plate termination. The ohmic cathode contact is taken from the N + region. The dual sidewall Schottky contact can be created in the 4H-SiC LDSS structure as shown in Fig. 2. We start with a semi-insulating 4H-SiC substrate with a 2.0 μm n-type 4H-SiC epitaxial layer doped at N D = 1 17 cm -3. The low-barrier Titanium metal of desired thickness can be first deposited in the trench as shown in Fig. 2(a). Using another mask and selective etch process, a second trench is made resulting in the low-barrier Schottky contact as shown in Fig. 2(b). Following this step, Nickel can be deposited to form the high-barrier Schottky contact as illustrated in Fig. 2(c). The final structure will be as shown in Fig. 1. The 4H-SiC LDSS rectifier is compared with the compatible 4H-SiC Lateral Conventional Schottky (LCS) and the Lateral Trench Sidewall Schottky (LTSS) rectifiers whose structures are similar to those reported in [5]. 4

3. OPTIMIZATION OF LDSS DEVICE PARAMETERS For optimizing the device parameters, we have first fixed the thickness (t), doping (N D ) and length (L) of the drift region by considering the series resistance and breakdown voltage. We have varied the low-barrier Schottky trench depth (d l ) and high-barrier Schottky trench depth (d h ) to get the optimum I-V behaviour. The performance of the proposed device (LDSS) in terms of forward voltage drop (@0 A/cm 2 ) and reverse current density (@500 V) are tabulated in Table-1 for various d l and d h. From this data, we extracted the optimum value of the low-barrier Schottky trench depth (d l ) as 0.25 μm and the high-barrier Schottky trench depth (d h ) as 1.75 μm. To find the optimum field oxide thickness (t ox ), we have extracted the breakdown voltage and the reverse current density (@500 V) for various values of field oxide thickness as shown in Table-2. From this data, we extracted the optimum field oxide thickness (t ox ) to be 0.4 μm for the highest breakdown voltage. Field plate length (L FP ), is chosen to be 4.50 μm such that the breakdown voltage of the proposed device is maximum for the above optimum parameters. The final optimized device parameters used in the simulation for the 4H-SiC LDSS rectifier are given in Table-3. 4. SIMULATION RESULTS AND DISCUSSION A. Barrier height lowering model Simulation of SiC Schottky rectifiers is not easy because the measured reverse current density for 4H-SiC Schottky diodes has been reported to be much higher than predicted by thermionic emission theory and depends strongly on the applied voltage [7]. This discrepancy between measured and estimated reverse leakage current is due to the complex 5

dependence of barrier height on image forces, surface inhomogeneities [8], depletion region generation [2], carrier tunneling [9] and also the barrier height fluctuations. Incorporating all these current flow mechanisms in the thermionic emission model is very difficult primarily because the fundamental physics taking place at the Schottky interface is not well understood. To overcome this problem, Singh and Kumar [1] have proposed a simple empirical model for the barrier height lowering (Δφ B ) based on experimental results and have shown its application in two-dimensional simulation of 4H-SiC Schottky rectifiers to accurately predict both the forward and reverse characteristics. The Singh-Kumar barrier height lowering model [1] for 4H-SiC Schottky structures can be expressed as Δφ B = a[e av ] 1/2 + b (1) where E av is the average electric field (V/cm) at the Schottky contact and a and b are constants. These constants have been reported to be a = 3.63-4 V 1/2 cm 1/2 and b = - 0.034 V for Ti and a = 1.54-4 V 1/2 cm 1/2 and b = 0.638 V for Ni, the metals used in our study. We have implemented the above Singh-Kumar barrier lowering model for 4H-SiC in our 2-D numerical simulation and evaluated the performance of the proposed structure as discussed below. B. Forward and Reverse Characteristics Fig. 3 shows the simulated forward and reverse characteristics of the 4H-SiC low-barrier and high-barrier LCS, low-barrier and high-barrier LTSS and the proposed LDSS rectifiers. From Fig. 3(a), we observe that the forward characteristic of the LDSS rectifier is close to that of low-barrier LCS or LTSS rectifier as most of the current flows through low-barrier Schottky contact during forward bias as shown by the current vectors in Fig.4(a). The forward voltage drop of the proposed LDSS structure is approximately 0.55 V at a current density of 0 6

A/cm 2. From Fig. 3(b), we note that the reverse leakage current of the LDSS rectifier is very low and is close to that of the high-barrier LCS and LTSS rectifiers. This is because during the reverse bias the low-barrier Schottky is shielded by the depletion region and most of the reverse current flows through the high-barrier Schottky contact. This can be seen from the reverse current vectors of the LDSS rectifier shown in Fig. 4(b). We also note that the reverse current of both the low-barrier and high-barrier LCS rectifiers increases very rapidly with increasing reverse voltage resulting in an extremely soft breakdown at 230 V. However, the breakdown voltage of the LDSS rectifier is very large at ~ 00 V (more than four times the breakdown voltage of LCS rectifiers.). This is because the breakdown of the LDSS structure takes place below the right edge of the field plate (away from the Schottky contact) [5]. To understand this behavior, the electric field is plotted in Fig. 5 along the horizontal line at the field-oxide/4h-sic interface of low-barrier and high-barrier LCS, low-barrier and high-barrier LTSS and LDSS rectifiers near the breakdown voltage of the LCS rectifier (230 V). We note from Fig. 5 that in the case of low-barrier and high-barrier LCS rectifiers, the peak electric field is large and occurs at the Schottky junction resulting in a large barrier lowering as shown in Fig. 6. This leads to a soft and low breakdown in the case of lowbarrier and high-barrier LCS rectifiers. But, the proposed LDSS structure exhibits a very sharp breakdown similar to that of a PiN diode in spite of using only Schottky junctions in the structure. This is due to the reduced electric field at the Schottky contact which in turn results in a significantly diminished barrier lowering (Δφ B ) for the LDSS structure as shown in Fig. 6. A useful figure of merit for rectifiers which combines the current carrying capability under forward bias and blocking capability under reverse bias, is the on/off current ratio [7] defined at fixed forward (1 V) and reverse biases ( 500 V). Taking the J-V characteristics 7

into consideration, the calculated on/off current ratio for the LDSS rectifier is of about 5.5 7 at 1 V/-500 V for an epitaxial layer doping of 1 17 /cm 3, which is same as the on/off current ratio obtained by considering the forward characteristic of the low-barrier LTSS and reverse characteristic of the high-barrier LTSS. In other words, the LDSS structure combines the benefits of the low-barrier LTSS and high barrier LTSS rectifiers resulting in an ideal Schottky rectifier. 5. CONCLUSION A novel high-voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) rectifier has been presented. Using 2-dimensional simulation, we have demonstrated that the forward characteristic of the proposed LDSS rectifier is close to that of a low-barrier LTSS rectifier and its reverse characteristic is close to that of a high-barrier LTSS rectifier, resulting in an on/off current ratio of 5.5 7. An interesting feature of the proposed LDSS rectifier is that it exhibits a sharp breakdown similar to that of a PiN diode in spite of using only Schottky junctions in the LDSS structure. The combined low forward voltage drop, low reverse leakage current and excellent reverse blocking capability make the proposed LDSS rectifier attractive for use in low-loss, high-voltage and high-speed power IC applications. ACKNOWLEDGMENT We would like to thank Council of Scientific and Industrial Research (CSIR), Government of India, for supporting Mr. Linga Reddy in his research. 8

References [1] Y.Singh and M.J.Kumar, A new 4H-SiC lateral merged double Schottky (LMDS) rectifier with excellent forward and reverse characteristics, IEEE Trans. on Electron Devices, Vol.48, pp. 2695-2700, Dec 2001. [2] K. J. Schoen, J. M. Woodall, J. A. Cooper, Jr., and M. R. Melloch, Design considerations and experimental analysis of high-voltage SiC Schottky barrier rectifiers, IEEE Trans. on Electron Devices, Vol. 45, pp. 1595-1603, Aug. 1998. [3] Y.Singh and M.J.Kumar, Novel lateral merged double Schottky (LMDS) rectifier: proposal and design, IEE Proc. Circuits, Devices and Systems, Vol. 148 pp. 165-170, June, 2001. [4] Y.Singh and M.J.Kumar, Lateral thin-film Schottky (LTFS) rectifier on SOI: a device with higher than plane parallel breakdown voltage, IEEE Trans. on Electron Devices, Vol.49, pp. 181-184, January 2002. [5] M.J.Kumar and Y.Singh, A new low-loss lateral trench sidewall Schottky (LTSS) rectifier on SOI with high and sharp breakdown voltage, IEEE Trans. on Elec. Devices, Vol. 49 pp. 1316-1319, July 2002. [6] MEDICI 4.0, a 2D device simulator. TMA, Palo Alto, CA. [7] V. Saxena, J. N. Su, and A. J. Steckl, High-voltage Ni- and Pt-SiC Schottky diodes utilizing metal field plate termination, IEEE Trans. on Electron Devices, Vol. 46, pp. 456-464, Mar. 1999. [8] M. Bhatnagar, B. J. Baliga, H. R. Kirk, and G. A. Rozgonyi, Effect of surface inhomogeneities on the electrical characteristics of SiC Schottky contacts, IEEE Trans. on Electron Devices, Vol. 43, pp. 150-156, Jan. 1996. [9] J. Crofton and S. Sriram, Reverse leakage current calculations for SiC Schottky contacts, IEEE Trans. on Electron Devices, Vol. 43, pp. 2305-2307, Dec. 1996. [] S. M. Sze, Physics of Semiconductor Devices, 2nd ed. Wiley, New York 1981. 9

Figure captions Fig. 1 Cross-sectional view of the 4H-SiC Lateral Dual Sidewall Schottky (LDSS). Fig. 2 Steps for creating dual metal sidewall Schottky contacts in 4H-SiC LDSS rectifier. Fig. 3 (a) Forward conduction and (b) Reverse blocking characteristics of the low-barrier and high-barrier LCS, low-barrier and high-barrier LTSS and LDSS rectifiers. Fig. 4 (a) Current flow vectors in the LDSS rectifier at a forward current density of 0A/cm 2 (b) Current flow vectors in the LDSS rectifier at a reverse bias voltage of 500V. Fig. 5 Electric field variation along the horizontal line at the field-oxide / 4H-SiC interface of low-barrier and high-barrier LCS, low-barrier and high-barrier LTSS and LDSS rectifiers near the breakdown voltage of low-barrier and high-barrier LCS rectifiers (230 V). Fig. 6 Barrier height lowering as a function of reverse bias voltage for the low-barrier and high-barrier LCS, low-barrier and high-barrier LTSS and LDSS rectifiers.

Table 1: Forward voltage drop (@0 A/cm 2 ) and Reverse current density (@500 V) for various d l and d h. d l (μm) d h (μm) Forward voltage drop @0 A/cm 2 Reverse current density @500 V 0.00 2.00 1.21 6.00E-05 0.25 1.75 0.55 7.15E-05 0.50 1.50 0.55 2.52E-04 0.75 1.25 0.55 5.91E-03 1.00 1.00 0.55 4.25E-02 1.25 0.75 0.55 1.39E-01 1.50 0.50 0.55 2.99E-01 1.75 0.25 0.55 5.05E-01 2.00 0.00 0.55 9.33E-01 Table 2: Breakdown voltage and Reverse current density (@500 V) for various t ox. Field oxide thickness, t ox (μm) Breakdown voltage (V) Reverse Current density @500 V 0.1 921 3.83E-05 0.2 933 5.07E-05 0.3 951 6.16E-05 0.4 982 7.15E-05 0.5 960 7.98E-05 0.6 948 8.72E-05 0.7 933 9.42E-05 11

Table 3: Optimized MEDICI input parameters for the 4H-SiC LDSS, LCS and LTSS rectifiers. Parameter N + doping for ohmic contact Drift region doping, N D Drift region length, L Drift region thickness, t Field oxide thickness, t ox Field plate length, L FP Trench depth, d h Trench depth, d l Low Schottky barrier height (Ti), φ BL High Schottky barrier height (Ni), φ BH Richardson constant Value 20 cm -3 1 17 cm -3 5.50 μm 2.00 μm 0.40 μm 4.50 μm 1.75 μm 0.25 μm 0.85 ev 1.50 ev 140 A/cm 2 K -2 12

Anode Cathode L FP d l HBS LBS Field Oxide t ox d h 4H-SiC N-drift region t N + Semi-insulating 4H-SiC Substrate Fig. 1 13

LBS Field oxide 4H-SiC N-Drift region (a) Semi-insulating 4H-SiC Substrate Field oxide LBS 4H-SiC N-Drift region (b) Semi-insulating 4H-SiC Substrate HBS Field oxide LBS 4H-SiC N-Drift region Semi-insulating 4H-SiC Substrate (c) Fig. 2 14

Forward current density, J F [A/cm 2 ] 4 3 2 1 0-1 -2-3 -4 Low-barrier LDSS LCS Low-barrier High-barrier LTSS LTSS High-barrier LCS 0.0 0.5 1.0 1.5 2.0 Forward voltage drop, V F [V] Reverse current density, J R [A/cm 2 ] 2 0-2 -4-6 Low-barrier LCS Low-barrier LTSS High-barrier High-barrier LCS LTSS LDSS 0 200 400 600 800 00 Reverse voltage, V R [V] Fig. 3 15

-1 Distance, μm Distance, μm 0 1 2 0 1 2 3 4 5 6 7 8 Distance, μm -1 Distance, μm μm 0 0 1 1 2 2 0 1 2 3 4 5 6 7 8 Distance, μm Fig. 4 16

Electric Field [1 6 V/cm] 5 4 3 2 1 Low-barrier LCS & High-barrier LCS t = 2 μm d h = 1.75 μm d l = 0.25 μm φ BL = 0.85 VeV φ BH = 1.50 V ev N D = 1 17 cm -3 T = 27 o C Low-barrier LTSS, High-barrier LTSS & LDSS 0 0 2 4 6 8 Distance [μm] Fig. 5 17

Barrier lowering, Δφ B [ev] 1.0 0.8 0.6 0.4 0.2 High-barrier LCS LDSS (Δφ BH ) Low-barrier LCS High-barrier LTSS Low-barrier LTSS LDSS (Δφ BL ) 0.0 0 200 400 600 800 00 Reverse voltage, V R [V] Fig. 6 18