INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Similar documents
INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:


INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:


INTEGRATED CIRCUITS. For a complete data sheet, please also download:


INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

74LV373 Octal D-type transparent latch (3-State)

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC4051; 74HCT channel analog multiplexer/demultiplexer

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74LVC573 Octal D-type transparent latch (3-State)

QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC238; 74HCT to-8 line decoder/demultiplexer

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

The 74HC21 provide the 4-input AND function.

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC4053; 74HCT4053. Triple 2-channel analog multiplexer/demultiplexer

Octal buffer/line driver (3-State)

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC4067; 74HCT channel analog multiplexer/demultiplexer

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74HC393; 74HCT393. Dual 4-bit binary ripple counter

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

74LV393 Dual 4-bit binary ripple counter

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

INTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

4-bit magnitude comparator

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger

8-bit binary counter with output register; 3-state

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

MM74HC157 Quad 2-Input Multiplexer

MM74HC151 8-Channel Digital Multiplexer

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

The 74LV08 provides a quad 2-input AND function.

INTEGRATED CIRCUITS DATA SHEET. FAMILY SPECIFICATIONS HCMOS family characteristics. File under Integrated Circuits, IC06

The 74LV32 provides a quad 2-input OR function.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74HC1G125; 74HCT1G125

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74LV03. 1 General description. 2 Features and benefits. 3 Ordering information. Quad 2-input NAND gate

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

Hex inverting Schmitt trigger with 5 V tolerant input

74HC244; 74HCT244. Octal buffer/line driver; 3-state

MM74HC00 Quad 2-Input NAND Gate

Transcription:

INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS ogic Package Outlines File under Integrated Circuits, IC06 December 1990

FEATURES evel shift capability Output capability: standard (open drain) I CC category: SSI GENERA DESCRIPTION The are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TT (STT). They are specified in compliance with JEDEC standard no. 7A. The provide the 2-input NAND function. The have open-drain N-transistor outputs, which are not clamped by a diode connected to V CC. In the OFF-state, i.e. when one input is OW, the output may be pulled to any voltage between GND and V Omax. This allows the device to be used as a OW-to-HIGH or HIGH-to-OW level shifter. For digital operation and OR-tied output applications, these devices must have a pull-up resistor to establish a logic HIGH level. QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns TYPICA SYMBO PARAMETER CONDITIONS HC HCT UNIT t PZ / t PZ propagation delay C = 15 pf; R =1 kω; V CC = 5 V 8 10 ns C I input capacitance 3.5 3.5 pf C PD power dissipation capacitance per gate notes 1, 2 and 3 4.0 4.0 pf Notes 1. C PD is used to determine the dynamic power dissipation (P D in µw): P D =C PD V CC 2 f i + (C V CC 2 f o ) + (V O 2 /R ) duty factor OW, where: f i = input frequency in MHz f o = output frequency in MHz V O = output voltage in V C = output load capacitance in pf V CC = supply voltage in V R = pull-up resistor in MΩ (C V 2 CC f o ) = sum of outputs (V 2 O /R ) = sum of outputs 2. For HC the condition is V I = GND to V CC For HCT the condition is V I = GND to V CC 1.5 V 3. The given value of C PD is obtained with: C = 0 pf and R = ORDERING INFORMATION See 74HC/HCT/HCU/HCMOS ogic Package Information. December 1990 2

PIN DESCRIPTION PIN NO. SYMBO NAME AND FUNCTION 1, 4, 9, 12 1A to 4A data inputs 2, 5, 10, 13 1B to 4B data inputs 3, 6, 8, 11 1Y to 4Y data outputs 7 GND ground (0 V) 14 V CC positive supply voltage Fig.1 Pin configuration. Fig.2 ogic symbol. Fig.3 IEC logic symbol. FUNCTION TABE INPUTS OUTPUT na nb ny H H H H Z Z Z Note 1. H = HIGH voltage level = OW voltage level Z = high impedance OFF-state Fig.4 Functional diagram. Fig.5 ogic diagram (one gate). December 1990 3

RATINGS imiting values in accordance with the Absolute Maximum System (IEC 134) Voltages are referenced to GND (ground = 0 V) SYMBO PARAMETER MIN. MAX. UNIT CONDITIONS V CC DC supply voltage 0.5 +7 V V O DC output voltage 0.5 +7 V I IK DC input diode current 20 ma for V I < 0.5 V or V I > V CC + 0.5 V I OK DC output diode current 20 ma for V O < 0.5 V I O DC output sink current 25 ma for 0.5 V < V O ±I CC ; DC VCC or GND current 50 ma ±I GND T stg storage temperature range 65 +150 C P tot power dissipation per package for temperature range; 40 to +125 C 74HC/HCT plastic DI 750 mw above +70 C: derate linearly with 12 mw/k plastic mini-pack (SO) 500 mw above +70 C: derate linearly with 8 mw/k December 1990 4

DC CHARACTERISTICS FOR 74HC For the DC characteristics see 74HC/HCT/HCU/HCMOS ogic Family Specifications, except that the V OH values are not valid for open drain. They are replaced by I OZ as given below. Output capability: standard (open drain), excepting V OH I CC category: SSI Voltages are referenced to GND (ground = 0 V) SYMBO I OZ PARAMETER T amb ( C) 74HC +25 40 to +85 40 to +125 min. typ. max. min. max. min. max. HIGH level output leakage current 0.5 5.0 10.0 µa UNIT V CC (V) 2.0 to 6.0 TEST CONDITIONS V I V I OTHER V O =V (1) O(max) or GND Note 1. The maximum operating output voltage (V O(max) ) is 6.0 V. AC CHARACTERISTICS FOR 74HC GND = 0 V; t r =t f = 6 ns; C = 50 pf SYMBO t PZ / t PZ PARAMETER propagation delay na, nb to ny T amb ( C) 74HC +25 40 to +85 40 to +125 min. typ. max. min. max. min. max. 28 10 8 t TH output transition time 19 7 6 95 19 16 75 15 13 120 24 20 95 19 16 145 29 25 110 22 19 UNIT ns TEST CONDITIONS VCC (V) 2.0 4.5 6.0 ns 2.0 4.5 6.0 WAVEFORMS Fig.6 Fig.6 December 1990 5

DC CHARACTERISTICS FOR 74HCT For the DC characteristics see 74HC/HCT/HCU/HCMOS ogic Family Specifications, except that the V OH values are not valid for open drain. They are replaced by I OZ as given below. Output capability: standard (open drain), excepting V OH I CC category: SSI Voltages are referenced to GND (ground = 0 V) T amb ( C) TEST CONDITIONS SYMBO PARAMETER 74HCT +25 40 to +85 40 to +125 min. typ. max. min. max. min. max. UNIT V CC (V) V I OTHER I OZ HIGH level output leakage current 0.5 5.0 10.0 µa 4.5 to 5.5 V I V O =V O(max) (1) or GND Note 1. The maximum operating output voltage (V O(max) ) is 6.0 V. Note to HCT types The value of additional quiescent supply current ( I CC ) for a unit load of 1 is given in the family specifications. To determine I CC per input, multiply this value by the unit load coefficient shown in the table below. INPUT UNIT OAD COEFFICIENT na, nb 1.0 AC CHARACTERISTICS FOR 74HCT GND = 0 V; t r =t f = 6 ns; C = 50 pf T amb ( C) TEST CONDITIONS 74HCT SYMBO PARAMETER UNIT V WAVEFORMS +25 40 to +85 40 to +125 CC (V) min. typ. max. min. max. min. max. t PZ / t PZ propagation delay 12 24 30 36 ns 4.5 Fig.6 na, nb, to ny t TH output transition time 7 15 19 22 ns 4.5 Fig.6 December 1990 6

AC WAVEFORMS HC: V M = 50%; V I = GND to V CC HCT: V M = 1.3 V; V I = GND to 3 V. Fig.6 Waveforms showing the input (na, nb) to output (ny) propagation delays and the output transition times. TEST CIRCUIT AND WAVEFORMS Fig.7 Test circuit (open drain) Fig.8 Input pulse definitions. Definitions for Figs. 7, 8: C = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values). R T = termination resistance should be equal to the output impedance Z O of the pulse generator. t r = t f = 6 ns; when measuring f max, there is no constraint on t r, t f with 50% duty factor. t r ;t f FAMIY AMPITUDE V M f max ; PUSE OTHER WIDTH 74HC V CC 50% < 2 ns 6 ns 74HCT 3.0 V 1.3 V < 2 ns 6 ns December 1990 7

APPICATION INFORMATION (1) R ON(max) = 0.26 V / 4 ma = 65 Ω (at 25 C) (a) Fig.9 Pull-up configuration. (b) (1) V CC (R) = 2.0 V; V I = 0.5 V. (2) V CC (R) = 5.0 V; V I = 0.8 V. (3) V CC (R) = 4.5 V; V I = 1.35 V. (4) V CC (R) = 6.0 V; V I = 1.8 V. Fig.10 Minimum resistive load as a function of the pull-up voltage. Notes to Figs 9 and 10 If V P V CC (R) > 0.5 V a positive current will flow into the receiver (as described in the USER GUIDE ; input/output protection), this will not affect the receiver provided the current does not exceed 20 ma. At V CC < 4.5 V, R ON (max) is not guaranteed; R ON(max) can be estimated using Figs 33 and 34 in the USER GUIDE. Note to Application information All values given are typical unless otherwise specified. PACKAGE OUTINES See 74HC/HCT/HCU/HCMOS ogic Package Outlines. December 1990 8