Chapter 10 Feedback. PART C: Stability and Compensation

Similar documents
DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

FEEDBACK AND STABILITY

Design of Analog Integrated Circuits

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Homework Assignment 08

Lecture 17 Date:

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Stability and Frequency Compensation

PHYS225 Lecture 9. Electronic Circuits

Electronic Circuits EE359A

Electronic Circuits Summary

Operational Amplifiers

Lecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen

University of Toronto. Final Exam

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECEN 326 Electronic Circuits

Application Report. Mixed Signal Products SLOA021

55:041 Electronic Circuits The University of Iowa Fall Final Exam

Homework 6 Solutions and Rubric

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

EE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits

ESE319 Introduction to Microelectronics. Feedback Basics

Stability & Compensation

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )

Feedback design for the Buck Converter

ESE319 Introduction to Microelectronics. Feedback Basics

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

EE 230 Lecture 25. Waveform Generators. - Sinusoidal Oscillators The Wein-Bridge Structure

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Electronics II. Final Examination

OPERATIONAL AMPLIFIER APPLICATIONS

Electronics II. Final Examination

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

6.302 Feedback Systems

The Approximating Impedance

Lecture 37: Frequency response. Context

Chapter 2 Switched-Capacitor Circuits

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques

Homework Assignment 11

ECE 255, Frequency Response

I. Frequency Response of Voltage Amplifiers

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

ECEN 325 Electronics

Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras

EE214 Early Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. SAMPLE FINAL EXAMINATION Fall Quarter, 2002

Lecture 7: Transistors and Amplifiers

Electronics II. Final Examination

ESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model

Frequency Dependent Aspects of Op-amps

CMOS Analog Circuits

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Analysis and Design of Analog Integrated Circuits Lecture 12. Feedback

Systems Analysis and Control

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

Refinements to Incremental Transistor Model

ESE319 Introduction to Microelectronics. Output Stages

Compensator Design to Improve Transient Performance Using Root Locus

Homework Assignment 09

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

Lecture 4: Feedback and Op-Amps

Topic 4. The CMOS Inverter

ECE3050 Assignment 7

Sample-and-Holds David Johns and Ken Martin University of Toronto

Bandwidth of op amps. R 1 R 2 1 k! 250 k!

ECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM.

EECS 105: FALL 06 FINAL

6.012 Electronic Devices and Circuits Spring 2005

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

Homework 7 - Solutions

Linear Circuit Experiment (MAE171a) Prof: Raymond de Callafon

Section 4. Nonlinear Circuits

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

Bipolar Emitter-Follower: Riso w/dual Feedback

Lecture 11: MOS Transistor

Electronics II. Midterm II

Digital Integrated Circuits A Design Perspective

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

55:041 Electronic Circuits The University of Iowa Fall Exam 2

Input and Output Impedances with Feedback

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

EE C245 / ME C218 INTRODUCTION TO MEMS DESIGN FALL 2011 C. Nguyen PROBLEM SET #7. Table 1: Gyroscope Modeling Parameters

Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005

ECEN 607 (ESS) Op-Amps Stability and Frequency Compensation Techniques. Analog & Mixed-Signal Center Texas A&M University

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

ESE319 Introduction to Microelectronics. BJT Biasing Cont.

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

Oscillators. Figure 1: Functional diagram of an oscillator.

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Time Varying Circuit Analysis

Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation

Operational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

Power Dissipation. Where Does Power Go in CMOS?

Transcription:

1 Chapter 10 Feedback PART C: Stability and Compensation

Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits can be used 2 + + V i - V f -

How does the feedback work in this circuit? i =instantaneous current=small ac current around DC Stage 1 1) DC bias points are established 2) Small AC signal (V s ) is amplified Stage 2 3 Resistor R ref here i i -i V 1 V s V f V 0

How does the feedback work in this circuit? i =instantaneous current=small ac current around DC Stage 1 4 Now suppose there is an abrupt positive change in V s, how does FB counter it? Stage 2 Resistor R ref here V s + Δ V i i -i V 1 V f V 0

i =instantaneous current=small ac current around DC Drain current i 3 increases Stage 1 5 Drain current i will increase a little since gate voltage increased Stage 2 Resistor R ref here V s + Δ V i + Δ i i -i V 1 V f V 0

i =instantaneous current=small ac current around DC Drain current i 4 increases Stage 1 Q4 will copy the change 1) Drain current i 4 will increase a little 2) FB hasn t happened so no change in drain current i 2 yet Stage 2 6 Resistor R ref here V s + Δ V i + Δ i i + Δ i -i V 1 V f V 0

i =instantaneous current=small ac current around DC Stage 1 V 1 decreases Q4 will copy the change 7 Assuming all transistors are in saturation Voltage V 1 will decrease since V 1 = V DD - i 4 ro 4 Stage 2 Resistor R ref here V s + Δ V i + Δ i i + Δ i -i V 1 - ΔV V f V 0

i =instantaneous current=small ac current around DC Drain current i 6 decreases Stage 1 Q4 will copy the change Drain current of i 6 will increase since gate voltage has decreased (PMOS current flow) Stage 2 8 Resistor R ref here V s + Δ V i + Δ i i + Δ i -i V 1 - ΔV V f i 6 + Δ i V 0

i =instantaneous current=small ac current around DC Stage 1 V o increases Q4 will copy the change Assuming all transistors are in saturation Voltage V 0 will increase a little since V 0 = -V SS + i 6 ro 7 Stage 2 9 Resistor R ref here V s + Δ V i + Δ i i + Δ i -i V 1 - ΔV V f V 0 + ΔV

V f increases 10 V o affects the feedback voltage V f through voltage divider law: V o increases, V f increases + + V i - V f -

Drain current i 2 increases and change is countered i =instantaneous current=small ac current around DC Stage 1 Q4 will copy the change 11 Drain current i 2 will increase since gate voltage has increased: This is the required counter action so there is no net change in current or voltage out of stage 1 Stage 2 Resistor R ref here V s + Δ V i + Δ i i + Δ i -i + Δ i V 1 - ΔV V f V 0 + ΔV

Can you explain how the FB works in this circuit? 12 Stage 1 Stage 2 Ignore Resistor R ref here

13 Stability

10.10 The Stability Problem In a feedback amplifier, the open loop gain (A) is generally a function of frequency. Open-loop transfer function: A(s), where s=jω=j(2πf) Question: What happens to gain at high frequencies? Stability of the amplifier is affected A f (jω) = A(jω) 1 + A(jω)β(jω) L(jω) = A jω β jω = A jω β jω e jφ(ω) 14 Amplitude Angle Loop gain L(jω) determines the stability or instability of the feedback amplifier

Loop gain and Amp Stability at High Frequencies A f (jω) = A(jω) 1 + A(jω)β(jω) Loop gain must be positive for negative feedback L(jω) = A jω β jω = A jω β jω e jθ(ω) 15 Problem: Loop gain will be negative at (ω)=180 deg at some ω 1) If A(jω)β(jω) =1, then A f will be infinite -Unstable, Unbounded (Rail-to-rail) oscillations 2) If A(jω)β(jω) >1, then A f will be negative -Unstable, Sustained oscillations (oscillator design) 3) If A(jω)β(jω) <1, then A f will be positive -Stable, A f >A at that ω, feedback will work

10.11 Effect of Feedback on the Amplifier Poles 16 1) UNSTABLE (rail-to-rail oscillations) 2) UNSTABLE (sustained oscillations) 3) STABLE

Stability Study Using Bode Plot of Aβ 1) Note that β(s)= β since resistor network is used to realize β 2) A(s)β(s)=A(s)β 3) Plot A(s)β: amplitude and phase responses 4) Gain Margin ( Aβ plot) -Amount by which loop gain can be increased while maintaining stability -Accounts for changes in loop gain with temperature, bias drift over time, etc. 5) Phase Margin (Angle Aβ plot) -If phase >180 then unstable -If phase <180 then stable -PM=180- -Trade-off between PM and BW PM 1 BW Amplitude Response Phase Response Higher the PM, More stable the Amplifier 17

STABLE UNSTABLE UNSTABLE Step1: Prediction of Stability from A(s) 18 1) 20log 10 A(s)β = 20log10 A(s) -20log10 1/β 2) 20log10 A(s) plot will shift down by 20log10 1/β : so we only need to look at the phase at this intersection a) If the > 180deg: amplifier will be unstable b) If the phase is very small: amplifier will be stable but the BW will also be very small c)if the is about 110-120: stable with acceptable BW phase margin (PM) = 180- =60 to 70 is ideal for stability

Step2: Frequency Compensation 19 Problem: open-loop response A(s) shows instability at desired 1/β Solution: Pick another 1/β and shift the response to the left so that the phase angle lies between 110-120 deg 1) While shifting, we end up reducing the BW and desired DC gain. To address this issue, we will compromise. 2) We can shift the pole at the intersection of 1/β and A(s) curve to the right by introducing compensation capacitor C f

10.13 Miller Compensation and Pole Spitting 20 C 1 and C 2 include the Miller component due to Cμ R 1 and C 1 = total resistance and capacitance at the input R 2 and C 2 = total resistance and capacitance at the output C f = compensation capacitor C f, the compensation capacitor will 1) shift ω p1 (=1/(R 1 C 1 )) to left (eq. 10.116) 2) shift ω p2 (=1/(R 2 C 2 )) to far right (eq. 10.117)

Compensation Capacitor in Two-stage CMOS Op-amp 21 Stage 1 Stage 2 Resistor R ref here

List of Problems Feedback and Stability p10.82: stability of op amp with feedback 22 p10.92: phase margin of op amp p10.99: Miller capacitance compensation

Summary Negative feedback is employed to make the amplifier gain less sensitive to component variations; to control input and output impedances; to extend bandwidth; to reduce nonlinear distortion; and to enhance signal-to-interference ratio 23 The advantages above are obtained at the expense of a reduction in gain and at the risk of the amplifier becoming unstable (oscillations). The latter problem is solved by careful design. The key feedback parameter are the loop gain (Ab. ), which for negative feedback must be a positive dimensionless number, and the amount of feedback (1+Ab. ). This factor determines gain reduction, gain de-sensitivity, bandwidth extension, and changes in input and output resistances.

Summary Stability is guaranteed if at the frequency for which the phase angle of Ab is 180 O, Ab is less than unity; the amount by which it is less than unity, expressed in decibels, is the gain margin. Alternatively, the amplifier is stable if, at the frequency at which Ab = 1, the phase angle is less than 180 O. We look at phase margin (PM). PM = 60-70 is ideal. 24 The stability of a feedback amplifier can be analyzed by constructing a Bode plot for A and superimposing it on a plot for 1/ b. Stability is guaranteed if the two plots intersect with a difference in slope no greater than 6dB/decade. To make amplifier stable for a given feedback factor b, the open-loop frequency response is modified by frequency compensation:connect a feedback capacitor across an inverting stage in the amplifier.