74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger

Similar documents
74LV373 Octal D-type transparent latch (3-State)

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

74LV393 Dual 4-bit binary ripple counter

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

74LVC573 Octal D-type transparent latch (3-State)

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

The 74HC21 provide the 4-input AND function.

INTEGRATED CIRCUITS. 74ALS30A 8-Input NAND gate. Product specification 1991 Feb 08 IC05 Data Handbook

INTEGRATED CIRCUITS. 74ALS138 1-of-8 decoder/demultiplexer. Product specification 1996 Jul 03 IC05 Data Handbook

INTEGRATED CIRCUITS. 74F85 4-bit magnitude comparator. Product specification 1994 Sep 27 IC15 Data Handbook. Philips Semiconductors

DATA SHEET. 74LVC109 Dual JK flip-flop with set and reset; positive-edge trigger INTEGRATED CIRCUITS

8-bit serial-in/parallel-out shift register

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook

8-bit binary counter with output register; 3-state

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

14-stage binary ripple counter

Hex inverting Schmitt trigger with 5 V tolerant input

INTEGRATED CIRCUITS. 74F804, 74F1804 Hex 2-input NAND drivers. Product specification Sep 14. IC15 Data Handbook

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

The 74LV08 provides a quad 2-input AND function.

74ABT899 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

74F393 Dual 4-bit binary ripple counter

74ALVCH bit universal bus transceiver (3-State)

74HC393; 74HCT393. Dual 4-bit binary ripple counter

The 74LV32 provides a quad 2-input OR function.

Dual JK flip-flop with reset; negative-edge trigger

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

DATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74ABT ABTH bit latched transceiver with dual enable and master reset (3-State)

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

74HC1G125; 74HCT1G125

74HC164; 74HCT bit serial-in, parallel-out shift register

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Octal buffer/line driver (3-State)

2-input EXCLUSIVE-OR gate

5-stage Johnson decade counter

74LV General description. 2. Features. 8-bit addressable latch

The 74LVC1G11 provides a single 3-input AND gate.

INTEGRATED CIRCUITS. For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC244; 74HCT244. Octal buffer/line driver; 3-state

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

The 74LVC1G02 provides the single 2-input NOR function.

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

PHILIPS 74LVT transparent D-type latch datasheet

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

7-stage binary ripple counter

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

The 74LV08 provides a quad 2-input AND function.

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

74HC107-Q100; 74HCT107-Q100

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74LV General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive-edge trigger

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

Dual 2-to-4 line decoder/demultiplexer

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

74AHC1G00; 74AHCT1G00

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

74AHC2G126; 74AHCT2G126

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC594; 74HCT bit shift register with output register

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

UNISONIC TECHNOLOGIES CO., LTD U74HC164

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.

Transcription:

INTEGRATED IRUITS positive-edge trigger Supersedes data of 1996 Nov 07 I24 Data andbook 1998 Apr 20

FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0 to 3.6V Accepts TT input levels between V = 2.7V and V = 3.6V Typical V OP (output ground bounce) 0.8V @ V = 3.3V, T amb = 25 Typical V OV (output V O undershoot) 2V @ V = 3.3V, T amb = 25 Output capability: standard I category: flip-flops DESRIPTION The is a low-voltage Si-gate MOS device and is pin and function compatible with 74/T74. The is a dual positive edge triggered, D-type flip-flop with individual data (D) inputs, clock (P) inputs, set (S D ) and (R D ) inputs; also complementary Q and Q outputs. The set and reset are asynchronous active OW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the OW-to-IG transition of the clock pulse. The D inputs must be stable one set-up time prior to the OW-to-IG clock transition, for predictable operation. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. QUIK REFERENE DATA GND = 0V; T amb = 25 ; t r =t f 2.5 ns SYMBO PARAMETER ONDITIONS TYPIA UNIT t P /t P Propagation delay np to nq, nq ns D to nq, nq nr D to nq, nq = 15pF V = 3.3V f max Maximum clock frequency = 15pF V = 3.3V 76 Mz I Input capacitance 3.5 pf PD Power dissipation capacitance per flip-flop Notes 1 and 2 24 pf NOTES: 1. PD is used to determine the dynamic power dissipation (P D in µw) P D = PD V 2 x f i ( V 2 f o ) where: f i = input frequency in Mz; = output load capacitance in pf; f o = output frequency in Mz; V = supply voltage in V; ( V 2 f o ) = sum of the outputs. 2. The condition is V I = GND to V ORDERING INFORMATION PAKAGES TEMPERATURE RANGE OUTSIDE NORT AMERIA NORT AMERIA PKG. DWG. # 14-Pin Plastic DI 40 to +125 N N SOT27-1 14-Pin Plastic SO 40 to +125 D D SOT108-1 14-Pin Plastic SSOP Type II 40 to +125 DB DB SOT337-1 14-Pin Plastic TSSOP Type I 40 to +125 PW PW D SOT402-1 11 14 14 ns PIN DESRIPTION PIN NUMBER SYMBO FUNTION 1, 13 1R D, 2R D Asynchronous reset-direct input (active-ow) 2, 12 1D, 2D Data inputs 3, 11 1P, 2P lock input (OW-to-IG), edge-triggered) 4, 10 1S D, 2S D Asynchronous set-direct input (active-ow) 5, 9 1Q, 2Q True flip-flop outputs 6, 8 1Q, 2Q omplement flip-flop outputs 7 GND Ground (0V) 14 V Positive supply voltage FUNTION TABE INPUTS OUTPUTS S D R D P D Q Q X X X INPUTS OUTPUTS S D R D P D Q n+1 Q n+1 = IG voltage level = OW voltage level X = don t care = OW-to-IG P transition Q n+1 = state after the next OW-to-IG P transition X X X 1998 Apr 20 2 853-1888 19258

PIN ONFIGURATION OGI SYMBO 1R D 1 14 V 1D 2 13 2R D 4 10 1S D 2S D 1P 1S D 1Q 3 4 5 12 11 10 2D 2P 2S D S 2 1D D 1Q 5 D Q 12 2D 2Q 9 3 1P P FF 11 2P Q 1Q 6 2Q 8 1Q 6 9 2Q R D GND 7 8 2Q 1R D 2R D 1 13 SV00330 SV00331 OGI SYMBO (IEEE/IE) FUNTIONA DIAGRAM 4 3 2 1 S 1 1D R 5 6 4 2 3 1S D 1D 1P S D D Q P FF1 Q 1Q 5 1Q 6 10 11 12 13 S 2 2D R 9 8 SV00332 1 10 12 11 1R D 2S D 2D 2P R D S D D Q P FF2 2Q 9 Q 2Q 8 13 2R D R D SV00333 1998 Apr 20 3

OGI DIAGRAM (ONE FIP-FOP) Q D Q R D S D P SV00334 REOMMENDED OPERATING ONDITIONS SYMBO PARAMETER ONDITIONS MIN TYP. MAX UNIT V D supply voltage See Note1 1.0 3.3 5.5 V V I Input voltage 0 V V V O Output voltage 0 V V T amb t r, t f Operating ambient temperature range in free air Input rise and fall times except for Schmitt-trigger inputs See D and A characteristics V = 1.0V to 2.0V V = 2.0V to 2.7V V = 2.7V to 3.6V V = 3.6V to 5.5V 40 40 +85 +125 500 200 100 50 NOTE: 1. The V is guaranteed to function down to V = 1.0V (input levels GND or V ); D characteristics are guaranteed from V = 1.2V to V = 5.5V. ABSOUTE MAXIMUM RATINGS 1, 2 In accordance with the Absolute Maximum Rating System (IE 134) Voltages are referenced to GND (ground = 0V) SYMBO PARAMETER ONDITIONS RATING UNIT V D supply voltage 0.5 to +7.0 V ±I IK D input diode current V I < 0.5 or V I > V + 0.5V 20 ma ±I OK D output diode current V O < 0.5 or V O > V + 0.5V 50 ma ±I O D output source or sink current standard outputs 0.5V < V O < V + 0.5V 25 ns/v ma ±I GND, ±I D V or GND current for types with standard outputs 50 ma T stg Storage temperature range 65 to +150 Power dissipation per package for temperature range: 40 to +125 plastic DI above +70 derate linearly with 12mW/K 750 P tot t plastic mini-pack (SO) above +70 derate linearly with 8 mw/k 500 plastic shrink mini-pack (SSOP and TSSOP) above +60 derate linearly with 5.5 mw/k 400 NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. mw 1998 Apr 20 4

D ARATERISTIS Over recommended operating conditions voltages are referenced to GND (ground = 0V) IMITS SYMBO PARAMETER TEST ONDITIONS -40 to +85-40 to +125 UNIT MIN TYP 1 MAX MIN MAX V = 1.2V 0.9 0.9 IG level Input V = 2.0V 1.4 1.4 V I voltage V = 2.7 to 3.6V 2.0 2.0 V V = 4.5 to 5.5V 0.7*V 0.7*V V = 1.2V 0.3 0.3 OW level Input V = 2.0V 0.6 0.6 V I voltage V = 2.7 to 3.6V 0.8 0.8 V V O V O V O V O I I I IG level output voltage; all outputs uts V = 4.5 to 5.5 0.3*V 0.3*V V = 1.2V; V I = V I or V I; I O = 100µA 1.2 V = 2.0V; V I = V I or V I; I O = 100µA 1.8 2.0 1.8 V = 2.7V; V I = V I or V I; I O = 100µA 2.5 2.7 2.5 V V = 3.0V; V I = V I or V I; I O = 100µA 2.8 3.0 2.8 V = 4.5V;V I = V I or V I; I O = 100µA 4.3 4.5 4.3 IG level output voltage; V = 3.0V;V I = V I or V I; I O = 6mA 2.40 2.82 2.20 STANDARD outputs V = 4.5V;V I = V I or V I; I O = 12mA 3.60 4.20 3.50 OW level output voltage; all outputs uts V = 1.2V; V I = V I or V I; I O = 100µA 0 V = 2.0V; V I = V I or V I; I O = 100µA 0 0.2 0.2 V = 2.7V; V I = V I or V I; I O = 100µA 0 0.2 0.2 V V = 3.0V;V I = V I or V I; I O = 100µA 0 0.2 0.2 V = 4.5V;V I = V I or V I; I O = 100µA 0 0.2 0.2 OW level output voltage; V = 3.0V;V I = V I or V I; I O = 6mA 0.25 0.40 0.50 STANDARD outputs V = 4.5V;V I = V I or V I; I O = 12mA 0.35 0.55 0.65 Input leakage current Quiescent supply current; flip-flops V = 5.5V; V I = V or GND 1.0 1.0 µa V = 5.5V; V I = V or GND; I O = 0 20.0 80 µa I Additional quiescent supply V = 2.7V to 3.6V; V I = V 0.6V 500 850 µa current per input NOTE: 1. All typical values are measured at T amb = 25. V V 1998 Apr 20 5

A ARATERISTIS GND = 0V; t r = t f 2.5ns; = 50pF; R = 1KΩ SYMBO PARAMETER WAVEFORM t P/ t P t P/ t P t P/ t P t W t W t rem t su t h f max Propagation delay np to nq, nq Propagation delay ns D to nq, nq Propagation delay nr D to nq, nq lock pulse width IG to OW Set or reset pulse width OW Removal time set or reset Set-up time nd to np old time nd to np Maximum clock pulse frequency ONDITION IMITS 40 to +85 IMITS 40 to +125 UNIT V (V) MIN TYP 1 MAX MIN MAX 1.2 70 2.0 24 44 56 Figures, 1, 3 2.7 18 28 41 ns 3.0 to 3.6 13 2 26 33 4.5 to 5.5 9.5 3 17 23 1.2 90 2.0 31 46 58 Figures 2, 3 2.7 23 34 43 ns 3.0 to 3.6 17 2 27 34 4.5 to 5.5 12 3 19 24 1.2 90 2.0 31 46 58 Figures 2, 3 2.7 23 34 43 ns Figure 1 Figure 2 3.0 to 3.6 17 2 27 34 4.5 to 5.5 12 3 19 24 2.0 34 10 41 2.7 25 8 30 3.0 to 3.6 20 7 2 24 4.5 to 5.5 15 6 3 18 2.0 34 10 41 2.7 25 8 30 3.0 to 3.6 20 7 2 24 4.5 to 5.5 15 6 3 18 1.2 5 2.0 14 2 15 Figure 2 2.7 10 1 11 ns 3.0 to 3.6 8 1 2 9 4.5 to 5.5 6 1 3 7 1.2 10 2.0 22 4 26 Figure 1 2.7 12 3 15 ns 3.0 to 3.6 8 2 2 10 4.5 to 5.5 6 1 2 8 1.2 10 2.0 3 2 3 Figure 1 2.7 3 2 3 ns Figure 1 3.0 to 3.6 3 2 2 3 4.5 to 5.5 3 2 3 3 2.0 14 40 12 2.7 50 90 40 3.0 to 3.6 60 100 2 48 4.5 to 5.5 70 110 3 56 NOTE: 1. Unless otherwise stated, all typical values are at T amb = 25. 2. Typical value measured at V = 3.3V. 3. Typical value measured at V = 5.0V. ns ns Mz 1998 Apr 20 6

A WAVEFORMS = 1.5V at V 2.7V 3.6V = 0.5 * V at V 2.7V and 4.5V V O and V O are the typical output voltage drop that occur with the output load. TEST IRUIT V cc V l V O V I nd INPUT ÏÏ VM ÏÏÏÏ ÏÏ PUSE GENERATOR R T D.U.T. 50pF R = 1k GND t h t h t su t su Test ircuit for Outputs V I np INPUT GND t W 1/f max DEFINITIONS R = oad resistor = oad capacitance includes jig and probe capacitiance R T = Termination resistance should be equal to Z OUT of pulse generators. V O t P t P TEST V V I nq OUTPUT t P/ t P < 2.7V V V O 2.73.6V 2.7V V O nq OUTPUT V O t P t P 4.5 V V SV00902 Figure 3. oad circuitry for switching times SV00335 Figure 1.The clock (np) to output (nq, nq) propagation delays, the clock pulse width, the nd to np setup times, the np to nd hold times, the output transition times and the maximum clock pulse frequency NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance. V I np INPUT GND V I t rem ns D INPUT GND V I t W t W nr D INPUT GND V O nq OUTPUT t P t P V O V O nq OUTPUT V O t P t P SV00336 Figure 2.The set (ns D ) and reset (nr D ) input to output (nq, nq) propagation delays, the set and reset pulse widths and the nr D to np removal time 1998 Apr 20 7

DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1 1998 Apr 20 8

SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 1998 Apr 20 9

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1 1998 Apr 20 10

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1 1998 Apr 20 11

DEFINITIONS Data Sheet Identification Product Status Definition Objective Specification Preliminary Specification Product Specification Formative or in Design Preproduction Product Full Production This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product. Philips Semiconductors and Philips Electronics North America orporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. IFE SUPPORT APPIATIONS Philips Semiconductors and Philips Electronics North America orporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America orporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America orporation customers using or selling Philips Semiconductors and Philips Electronics North America orporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America orporation for any damages resulting from such improper use or sale. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, alifornia 940883409 Telephone 800-234-7381 opyright Philips Electronics North America orporation 1998 All rights reserved. Printed in U.S.A. print code Date of release: 05-96 Document order number: 9397-750-04414