INTEGRATED CIRCUITS. 74F85 4-bit magnitude comparator. Product specification 1994 Sep 27 IC15 Data Handbook. Philips Semiconductors

Similar documents
INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook

4-bit magnitude comparator

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

INTEGRATED CIRCUITS. 74F804, 74F1804 Hex 2-input NAND drivers. Product specification Sep 14. IC15 Data Handbook

INTEGRATED CIRCUITS. 74ALS138 1-of-8 decoder/demultiplexer. Product specification 1996 Jul 03 IC05 Data Handbook

INTEGRATED CIRCUITS. 74ALS30A 8-Input NAND gate. Product specification 1991 Feb 08 IC05 Data Handbook

74F393 Dual 4-bit binary ripple counter

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

74LV373 Octal D-type transparent latch (3-State)

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

74LVC573 Octal D-type transparent latch (3-State)

INTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

74LV393 Dual 4-bit binary ripple counter

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger

74ABT899 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

The 74HC21 provide the 4-input AND function.

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74ABT ABTH bit latched transceiver with dual enable and master reset (3-State)

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

FEATURES OF 74F06A, 74F07A

Octal buffer/line driver (3-State)

74F573 Octal transparent latch (3-State) 74F574 Octal transparent latch (3-State)

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

Arithmetic logic unit

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

8-bit binary counter with output register; 3-state

Up/down binary counter with separate up/down clocks

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

PHILIPS 74LVT transparent D-type latch datasheet

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

PHILIPS 74ALVT16245 transceiver datasheet

DISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

74ALVCH bit universal bus transceiver (3-State)

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

TrenchMOS ultra low level FET

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

DATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

N-channel TrenchMOS logic level FET

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

74HC1G125; 74HCT1G125

PSMN002-25P; PSMN002-25B

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

Hex inverting Schmitt trigger with 5 V tolerant input

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

SN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Apr 09

4-bit magnitude comparator

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

2-input EXCLUSIVE-OR gate

DATA SHEET. BC846; BC847; BC848 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Feb 04

DATA SHEET. PEMD48; PUMD48 NPN/PNP resistor-equipped transistors; R1 = 47 kω, R2 = 47 kω and R1 = 2.2 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS

DISCRETE SEMICONDUCTORS DATA SHEET. book, halfpage M3D302. PBSS4240DPN 40 V low V CEsat NPN/PNP transistor. Product specification 2003 Feb 20

DATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 12

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

BF545A; BF545B; BF545C

DATA SHEET. PBSS4540Z 40 V low V CEsat NPN transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 14.

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

PHP7NQ60E; PHX7NQ60E

DATA SHEET. PBSS5350D 50 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 13.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

8-bit serial-in/parallel-out shift register

DATA SHEET. BC846W; BC847W; BC848W NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 23

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

The 74LV08 provides a quad 2-input AND function.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

Transcription:

INTEGRATED CIRCUITS 1994 Sep 27 IC15 Data Handbook Philips Semiconductors

FEATURES High-impedance NPN base inputs for reduced loading (20µA in High and ow states) Magnitude comparison of any binary words Serial or parallel expansion without extra gating DESCRIPTION The is a that can be expanded to almost any length. It compares two 4-bit binary, BCD, or other monotonic codes and presents the three possible magnitude results at the outputs. The 4-bit inputs are weighted ( ) and ( ) where and are the most significant bits. The operation of the is described in the Function Table, showing all possible logic conditions. The upper part of the table describes the normal operation under all conditions that will occur in a single device or in a series expansion scheme. In the upper part of the table the three outputs are mutually exclusive. In the lower part of the table, the outputs reflect the feed-forward conditions that exist in the parallel expansion scheme. The expansion inputs, and and are the least significant bit positions. When used for series expansion, the, and outputs of the lease significant word are connected to the corresponding, and inputs of the next higher stage. Stages can be added in this manner to any length, but a propagation delay penalty of about 15ns is added with each additional stage. For proper operation, the expansion inputs of the least significant word should be tied as follows: = ow, = High, and = ow. PIN CONFIGURATION TYPE GND 1 2 4 5 6 7 8 TYPICA PROPAGATION DEAY 16 15 14 1 12 11 10 9 SF00075 V CC TYPICA SUPPY CURRENT (TOTA) 7.0ns 40mA ORDERING INFORMATION DESCRIPTION COMMERCIA RANGE V CC = 5V ±10%, T amb = 0 C to +70 C PKG DWG # 16-pin plastic DIP NN SOT8-4 16-pin plastic SO ND SOT162-1 INPUT AND OUTPUT OADING AND FAN OUT TABE PINS DESCRIPTION 74F (U..) HIGH/OW OAD VAUE HIGH/OW Comparing inputs 1.0/0.0 20µA/20µA Comparing inputs 1.0/0.0 20µA/20µA,, Expansion inputs (active High) 1.0/0.0 20µA/20µA,, Data outputs (active High) 50/ 1.0mA/20mA NOTE: One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the ow state. OGIC SYMBO IEC/IEEE SYMBO 10 12 1 15 9 11 14 1 10 12 0 COMP 1 P 2 4 V CC = Pin 16 GND = Pin 8 5 6 7 SF00076 15 9 11 14 1 2 4 0 < = > Q P<Q P=Q P>Q 7 6 5 SF00077 September 27, 1994 2 85 0055 190

OGIC DIAGRAM 15 1 5 1 14 2 6 4 12 11 7 10 9 V CC = Pin 16 GND = Pin 8 SF00078 FUNCTION TABE COMPARING INPUTS EXPANSION INPUTS OUTPUTS,,,, > X X X X X X H < X X X X X X H = > X X X X X H = < X X X X X H = = > X X X X H = = < X X X X H = = = > X X X H = = = < X X X H = = = = H H = = = = H H = = = = H H = = = = X X H H = = = = H H = = = = H H H = High voltage level = ow voltage level X = Don t care September 27, 1994

APPICATION INPUTS (SB) 2 2 1 1 0 0 9 9 8 8 7 7 6 6 5 5 4 4 NC NC The parallel expansion scheme shown in Figure 1 demonstrates the most efficient general use of these comparators. The expansion inputs can be used as a fifth input bit position except on the least significant device, which must be connected as in the serial scheme. The expansion inputs used by labeling as an A input, as a B input and setting = ow. The can be used as a 5-bit comparator only when the outputs are used to drive the ( ) and ( ) inputs of another device. The parallel technique can be expanded to any number of bits as shown in Table 1. Table 1. WORD ENGTH NUMBER OF PACKAGES TYPICA SPEEDS 74F 1 4 bits 1 12ns 5 24 bits 2 6 22ns 25 120 bits 8 1 4ns 2 2 1 OUTPUTS 1 NC 0 0 B9 A9 B8 A8 B7 A7 B6 A6 NC B5 A5 B4 A4 (SB) H SF00079 Figure 1. Comparison of Two 24-Bit Words September 27, 1994 4

ABSOUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.) SYMBO PARAMETER RATING UNIT V CC Supply voltage 0.5 to +7.0 V V IN Input voltage 0.5 to +7.0 V I IN Input current 0 to +5 ma V OUT Voltage applied to output in High output state 0.5 to V CC V I OUT Current applied to output in ow output state 40 ma T amb Operating free-air temperature range 0 to +70 C T stg Storage temperature range 65 to +150 C RECOMMENDED OPERATING CONDITIONS SYMBO PARAMETER IMITS MIN NOM MAX UNIT V CC Supply voltage 4.5 5.0 5.5 V V IH High-level input voltage 2.0 V V I ow-level input voltage 0.8 V I IK Input clamp current 18 ma I OH High-level output current 1 ma I O ow-level output current 20 ma T amb Operating free-air temperature range 0 +70 C DC EECTRICA CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.) IMITS SYMBO PARAMETER TEST CONDITIONS 1 MIN TYP 2 MAX UNIT V OH High-level output voltage V CC = MIN, V I = MAX ±10%V CC 2.5 V IH = MIN, I OH = MAX ±5%V CC 2.7.4 V V O ow-level output voltage V CC = MIN, V I = MAX ±10%V CC 0.0 0.50 V IH = MIN, I O = MAX ±5%V CC 0.0 0.50 V V IK Input clamp voltage V CC = MIN, I I = I IK 0.7 1.2 V I I Input current at maximum input voltage V CC = 0.0V, V I = 7.0V 100 µa I IH High-level input current V CC = MAX, V I = 2.7V 20 µa I I ow-level input current V CC = MAX, V I = 0.5V 20 µa I OS Short-circuit output current V CC = MAX 60 150 ma I CCH V IN = GND 6 50 I CC Supply current (total) V CC = MAX An = Bn = I = GND, ma CC 40 54 = = 4.5V NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2. All typical values are at V CC = 5V, T amb = 25 C.. Not more than one output should be shorted at a time. For testing I OS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I OS tests should be performed last. September 27, 1994 5

AC EECTRICA CHARACTERISTICS SYMBO t PH t PH t PH t PH t PH t PH t PH t PH t PH t PH AC WAVEFORMS PARAMETER Propagation delay A or B to, Propagation delay A or B to Propagation delay and to Propagation delay to Propagation delay and to TEST CONDITION Waveform 1 logic levels Waveform 1 4 logic levels Waveform 1 1 logic level Waveform 1 2 logic levels Waveform 1 1 logic level IMITS V CC = +5.0V V CC = +5.0V ± 10% T amb = +25 C T amb = 0 C to +70 C UNIT C = 50pF, R = 500Ω C = 50pF, R = 500Ω MIN TYP MAX MIN MAX 6.0 7.0 6.5 7.0.0.0 2.5.5.0.0 8.5 9.5 9.0 9.5 5.0 6.0 4.5 7.5 5.0 6.0 11.0 14.0 11.5 14.0 7.5 9.0 7.0 10.0 8.0 9.0 5.5 6.5 6.0 6.5 2.5 2.5 2.0 2.5.0 2.0 1.0 15.5 14.0 14.5 9.0 10.0 9.0 12.0 9.5 9.5 ns ns ns ns ns V IN t PH t PH V OUT Waveform 1. Propagation Delay Input to Output NOTE: For all waveforms, = 1.5V. SF00080 TEST CIRCUIT AND WAVEFORMS PUSE GENERATOR V IN V CC D.U.T. V OUT NEGATIVE PUSE 90% 10% t TH ( t f ) t w t TH ( t r ) 10% 90% AMP (V) 0V R T C R Test Circuit for Totem-Pole Outputs POSITIVE PUSE 10% 90% t TH ( t r ) t w t TH ( t f ) 90% 10% AMP (V) 0V DEFINITIONS: R = oad resistor; see AC EECTRICA CHARACTERISTICS for value. C = oad capacitance includes jig and probe capacitance; see AC EECTRICA CHARACTERISTICS for value. R T = Termination resistance should be equal to Z OUT of pulse generators. family 74F Input Pulse Definition INPUT PUSE REQUIREMENTS amplitude rep. rate t w t TH t TH.0V 1.5V 1MHz 500ns 2.5ns 2.5ns SF00006 September 27, 1994 6

DIP16: plastic dual in-line package; 16 leads (00 mil) SOT8-4 1994 Sep 27 7

SO16: plastic small outline package; 16 leads; body width 7.5 mm SOT162-1 1994 Sep 27 8

NOTES 1994 Sep 27 9

Data sheet status Data sheet status Product status Definition [1] Objective specification Preliminary specification Product specification Development Qualification Production This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. [1] Please consult the most recently issued datasheet before initiating or completing a design. Definitions Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. imiting values definition imiting values given are in accordance with the Absolute Maximum Rating System (IEC 14). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Disclaimers ife support These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 409 Sunnyvale, California 94088 409 Telephone 800-24-781 Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Date of release: 10-98 Document order number: 997-750-05067 yyyy mmm dd 10