PO54G74A, PO74G74A. Pin Configuration. Logic Block Diagram. Pin Description. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: 1D 2

Similar documents
PO3B14A. Description. Truth Table. High Bandwidth Potato Chip V CC N.C. EN EN S 1 A 3 B 3 B 2 A 2 A 1 B 1 Y A Y B GND

PO3B20A. High Bandwidth Potato Chip

SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

ORDERING INFORMATION T A PACKAGE ORDERABLE PARTNUMBER. SOIC - D -40 to 85 SOP NS Reel of 2000 MC74HC164NSR HC164

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

74ACT825 8-Bit D-Type Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

SN54F175, SN74F175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

UNISONIC TECHNOLOGIES CO., LTD

F3 F F1 GND

74LS240 / 74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

UNISONIC TECHNOLOGIES CO., LTD

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

UNISONIC TECHNOLOGIES CO., LTD U74HC244

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC374 3-STATE Octal D-Type Flip-Flop

74F Bit D-Type Flip-Flop

MM74HC244 Octal 3-STATE Buffer

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

UNISONIC TECHNOLOGIES CO., LTD

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

MM74HC373 3-STATE Octal D-Type Latch

MM74HC373 3-STATE Octal D-Type Latch

UNISONIC TECHNOLOGIES CO., LTD

74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

Octal 3-State Noninverting Transparent Latch

MM74HC251 8-Channel 3-STATE Multiplexer

74F579 8-Bit Bidirectional Binary Counter with 3-STATE Outputs

MM74HC573 3-STATE Octal D-Type Latch

UNISONIC TECHNOLOGIES CO., LTD

SN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS

74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

74FR244 Octal Buffer/Line Driver with 3-STATE Outputs

74LVX374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs

NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output

74VHC373 Octal D-Type Latch with 3-STATE Outputs

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

DM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

74VHC573 Octal D-Type Latch with 3-STATE Outputs

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

74F539 Dual 1-of-4 Decoder with 3-STATE Outputs

74F Bit Random Access Memory with 3-STATE Outputs

UNISONIC TECHNOLOGIES CO., LTD

74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

CD54/74AC153, CD54/74ACT153

DM74LS670 3-STATE 4-by-4 Register File

NC7SV74 TinyLogic ULP-A D-Type Flip-Flop with Preset and Clear

74VHC125 Quad Buffer with 3-STATE Outputs

MM74HC595 8-Bit Shift Register with Output Latches

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

74VHCT373A Octal D-Type Latch with 3-STATE Outputs

IL34C87 CMOS Quad TRISTATE Differential Line Driver.

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

UNISONIC TECHNOLOGIES CO., LTD U74HC14

PI3B V, Dual 4:1 Mux/DeMux NanoSwitch

SN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES

NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply.

74LS393 Dual 4-Bit Binary Counter

74VHC393 Dual 4-Bit Binary Counter

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

CD54HC257, CD74HC257, CD54HCT257, CD74HCT257

DM74LS14 Hex Inverter with Schmitt Trigger Inputs

PHILIPS 74ALVT16245 transceiver datasheet

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear


BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA

MM74HC175 Quad D-Type Flip-Flop With Clear

NC7SB3157 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary)

USB1T20 Universal Serial Bus Transceiver

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

74F538 1-of-8 Decoder with 3-STATE Outputs

74LCX08 Low Voltage Quad 2-Input AND Gate with 5V Tolerant Inputs

TC74HC373AP,TC74HC373AF,TC74HC373AFW

74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs

74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs

onlinecomponents.com

Features. Description. Pin Description. Pin Configuration PI4GTL2107

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A

UNISONIC TECHNOLOGIES CO., LTD U74HC164

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

74AC153 74ACT153 Dual 4-Input Multiplexer

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

54F 74F410 Register Stack 16 x4ram TRI-STATE Output Register

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

MC10ELT22, MC100ELT V Dual TTL to Differential PECL Translator

CD4028BC BCD-to-Decimal Decoder

8-bit binary counter with output register; 3-state

Charge Pump. Loop Filter. VCO Divider

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

74VHC273 Octal D-Type Flip-Flop

Transcription:

DUAL POSITIVEEDGETRIGGERED DTYPE FLIPFLOPS FEATURES:. Patented technology. Specified From 0 C to 12 C, C to 12 C. Operating frequency is faster than 600MHz. VCC Operates from 1.6V to 3.6V. Propagation delay < 2 max with 1pf load. Low input capacitance: pf typical. LatchUp Performance Exceeds 20 ma Per JESD 17. ESD Protection Exceeds JESD 22. 000VHumanBodyModel (A11A). 200VMachineModel (A11A). Available in 1pin 10mil wide SOIC package. Available in 1pin Ceramic Dual Flatpack. Available in 20pin Leadless Ceramic Chip Carrier DESCRIPTION: Potato Semiconductor s PO7G7A is designed for world top performance using submicron CMOS technology to achieve higher than 600MHz TTL /CMOS output frequency with less than 2 propagation delay. This dual D flipflop is designed for 1.6V to 3.6V VCC operation. Inputs can be driven from either 3.3V or V devices. This feature allows the use of these devices as tralators in a mixed 3.3V/V system environment. Pin Configuration 1CLR 1 1 V CC 1D 1CLR V CC 2CLR 1D 1CLK 1PRE 2 3 6 13 12 11 10 9 2CLR 2D 2CLK 2PRE 1CLK 1PRE 3 2 1 20 19 18 6 7 17 16 1 8 1 9 10 11 12 13 2D 2CLK 2PRE GND 7 8 GND Pin Description INPUTS OUTPUTS PRE CLR CLK D Q Q L H X X H L H L X X L H L L X X L L H H H H L H H L L H H H L X Q 0 Q 0 Logic Block Diagram 1CLR 1 1 Vcc 1D 2 PRE D Q 13 2CLR 1 1CLK 3 Q CLR 12 2D 1PRE D PRE Q 11 10 2CLK 2PRE 2 6 Q CLR 9 GND 7 8 1 01/01/10

DUAL POSITIVEEDGETRIGGERED DTYPE FLIPFLOPS Maximum Ratings Description Max Unit Storage Temperature 6 to 10 C Operation Temperature to 12 C Operation Voltage 0. to +.6 V Input Voltage 0. to +. V Voltage 0. to Vcc+0. V Note: stresses greater than listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditio above those indicated in the operational sectio of this specification is not implied. Exposure to absolute maximum rating conditio for extended periods may affect reliability specification is not implied. DC Electrical Characteristics Symbol Description Test Conditio Min Typ Max Unit VOH High voltage Vcc=3V Vin=VIH or VIL, IOH= 12mA 2. 3 V VOL Low voltage Vcc=3V Vin=VIH or VIL, IOH=12mA 0.3 0. V VIH Input High voltage Guaranteed Logic HIGH Level (Input Pin) 2. V VIL Input Low voltage Guaranteed Logic LOW Level (Input Pin) 0. 0.8 V IIH Input High current Vcc = 3.6V and Vin =.V 1 ua IIL Input Low current Vcc = 3.6V and Vin = 0V 1 ua VIK Clamp diode voltage Vcc = Min. And IIN = 18mA 0.7 1.2 V 1. For conditio shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at Vcc = 3.3V, 2 C ambient. 3. This parameter is guaranteed but not tested.. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.. VoH = Vcc 0.6V at rated current 2 01/01/10

DUAL POSITIVEEDGETRIGGERED DTYPE FLIPFLOPS Power Supply Characteristics Symbol Description Test Conditio (1) Min Typ Max Unit IccQ Quiescent Power Supply Current Vcc=Max, Vin=Vcc or GND 0.1 0 ua 1. For conditio shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at Vcc = 3.3V, 2 C ambient. 3. This parameter is guaranteed but not tested.. Not more than one output should be shorted at one time. Duration of the test should not exceed one second. Capacitance Parameters (1) Description Test Conditio Typ Unit Cin Input Capacitance Vin = 0V pf Cout Capacitance Vout = 0V 6 pf 1 This parameter is determined by device characterization but not production tested. Switching Characteristics Symbol tsu th tplh tphl tplh tphl Description Setup time before CLK Hold time, data after CLK Propagation Delay CLK to Q or Q Propagation Delay CLK to Q or Q Propagation Delay CLR or PRE to Q or Q Test Conditio (1) CL = 1pF CL = 1pF CL = 1pF Max 2 CL = 1pF 2 tr/tf Rise/Fall Time 0.8V 2.0V 0.8 fmax Propagation Delay CLR or PRE to Q or Q Input Frequency CL=2pF 1pF 600 MHz 1. See test circuits and waveforms. 2. tplh, tphl, tsu, and th are production tested. All other parameters guaranteed but not production tested. 3. Airflow of 1m/s is recommended for frequencies above 00MHz 3 3 Min 0. 0. Unit 3 01/01/10

DUAL POSITIVEEDGETRIGGERED DTYPE FLIPFLOPS Test Waveforms t w Timing Input Input Data Input t su t h PULSE DURATION SETUP AND HOLD TIMES Input Control t PLH t PHL V OH V OL Waveform 1 S1 at VLOAD (see Note B) t PZL t PLZ V OL + V V LOAD /2 V OL t PHL t PLH PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS V OH V OL Waveform 2 S1 at GND (see Note B) t PZH t PHZ V OH V ENABLE AND DISABLE TIMES LOW AND HIGHLEVEL ENABLING V OH Test Circuit Vcc Pulse Generator D.U.T 0Ohm 1pF to 2pF 01/01/10

DUAL POSITIVEEDGETRIGGERED DTYPE FLIPFLOPS Packaging Mechanical Drawing: 1 pin 10mil SOIC 0.2 0.228 6.20.80 0.010 0.007 0.2 0.17 0.00 0.016 1.27 0.0 Denotes dimeio in inches Denotes dimeio in millimenters Packaging Mechanical Drawing: 1pin Leadless Ceramic Chip Carrier Denotes dimeio in inches Denotes dimeio in millimenters 01/01/10

DUAL POSITIVEEDGETRIGGERED DTYPE FLIPFLOPS Packaging Mechanical Drawing: 20pin Ceramic Dual Flatpack 0.020 (0,1) 0.010 (0,2) 0.080 (2,03) 0.06 (1,63) 0.020 (0,1) 0.010 (0,2) 0.0 (1,0) 0.0 (1,1) 0.0 (1,1) 0.03 (0,89) 0.028 (0,71) 0.022 (0,) 0.00 (1,27) 0.0 (1,1) 0.03 (0,89) 3 2 1 13 12 18 0.38 (9,09) 0.32 (8,69) 6 17 16 0.38 (9,09) 0.307 (7,80) 7 8 9 10 11 12 13 1 1 Denotes dimeio in inches Denotes dimeio in millimenters IC Ordering Information Ordering Code Package TopMarking T A PO7G7ASU for Tube 1pin SOIC Pbfree & Green POTATO7G7AS 0 C to 12 C PO7G7ASR for Tape & Reel 1pin SOIC Pbfree & Green POTATO7G7AS 0 C to 12 C POG7ALU for Tube 1pin Leadless Ceramic Chip Carrier Pbfree & Green POTATOG7AL C to 12 C 20pin Ceramic POG7AFU for Tube Pbfree & Green Dual Flatpack POTATOG7AF C to 12 C IC Package Information PACKAGE CODE PACKAGE TYPE TAPE WIDTH (mm) TAPE PITCH (mm) PIN 1 LOCATION TAPE TRAILER LENGTH QTY PER REEL TAPE LEADER LENGTH S SOIC 1 16 8 Top Left Corner 39 (12 ) 3000 6 (20 ) L LCCC 20 N/A N/A N/A N/A N/A N/A F CFP 1 N/A N/A N/A N/A N/A N/A 10 QTY PER TUBE 6 01/01/10