Circuit Analysis with Dependent Sources A)Node Equations B)Equivalent Sources C)Amplifier Parameters: Gain, R IN, R OUT D)Non-Ideal Op-Amp Model

Similar documents
EECS 42 Spring 2001 Lecture 14. W. G. Oldham MORE NODAL ANALYSIS. Today: Dependent Sources Examples

Lecture 8: 09/18/03 A.R. Neureuther Version Date 09/14/03 EECS 42 Introduction Digital Electronics Andrew R. Neureuther

EE40. Lec 3. Basic Circuit Analysis. Prof. Nathan Cheung. Reading: Hambley Chapter 2

Lecture 7: September 19th, The following slides were derived from those prepared by Professor Oldham for EE40 in Fall 01. Version Date 9/19/01

Chapter 5 Solution P5.2-2, 3, 6 P5.3-3, 5, 8, 15 P5.4-3, 6, 8, 16 P5.5-2, 4, 6, 11 P5.6-2, 4, 9

1 S = G R R = G. Enzo Paterno

Lecture 10: 09//25/03 A.R. Neureuther Version Date 09/14/03 EECS 42 Introduction to Digital Electronics Andrew R. Neureuther

Chapter 10 AC Analysis Using Phasors

ELECTRONIC DEVICES. Assist. prof. Laura-Nicoleta IVANCIU, Ph.D. C1 Introduction. Fundamentals.

In this lecture, we will consider how to analyse an electrical circuit by applying KVL and KCL. As a result, we can predict the voltages and currents

EE 247B/ME 218: Introduction to MEMS Design Lecture 26m1: Noise & MDS CTN 4/25/17. Copyright 2017 Regents of the University of California

LECTURE 2: CROSS PRODUCTS, MULTILINEARITY, AND AREAS OF PARALLELOGRAMS

Chapter 2 Resistive Circuits

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

Chapter 4: Techniques of Circuit Analysis

Chapter 3 Methods of Analysis: 1) Nodal Analysis

09-Circuit Theorems Text: , 4.8. ECEGR 210 Electric Circuits I

Electric Circuits I. Nodal Analysis. Dr. Firas Obeidat

Chapter 2 Resistive Circuits

D is the voltage difference = (V + - V - ).

Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives:

Chapter 10: Sinusoidal Steady-State Analysis

EE292: Fundamentals of ECE

Lecture #3. Review: Power

A tricky node-voltage situation

Electronics II. Final Examination

ECE 1311: Electric Circuits. Chapter 2: Basic laws

Solution: Based on the slope of q(t): 20 A for 0 t 1 s dt = 0 for 3 t 4 s. 20 A for 4 t 5 s 0 for t 5 s 20 C. t (s) 20 C. i (A) Fig. P1.

EE243 Advanced Electromagnetic Theory Lec # 15 Plasmons. Reading: These PPT notes and Harrington on corrugated surface 4.8.

Sinusoidal Steady State Analysis (AC Analysis) Part I

EXPERIMENT THREE DC CIRCUITS

dv dv 2 2 dt dt dv dt

Physics 1402: Lecture 10 Today s Agenda

Chapter 5. Department of Mechanical Engineering

Sinusoidal Steady State Analysis (AC Analysis) Part II

E2.2 Analogue Electronics

Electrical Technology (EE-101-F)

Homework 3 Solution. Due Friday (5pm), Feb. 14, 2013

Circuit Theorems Overview Linearity Superposition Source Transformation Thévenin and Norton Equivalents Maximum Power Transfer

E E 2320 Circuit Analysis. Calculating Resistance

Active Circuits: Life gets interesting

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Problem Set 4 Solutions

Thevenin Norton Equivalencies - GATE Study Material in PDF

1. Review of Circuit Theory Concepts

NODAL ANALYSIS CONTINUED

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson

Active Circuits: Life gets interesting

4/27 Friday. I have all the old homework if you need to collect them.

Series & Parallel Resistors 3/17/2015 1

Lecture 6: Impedance (frequency dependent. resistance in the s- world), Admittance (frequency. dependent conductance in the s- world), and

ECE 212H1F Circuit Analysis October 20, :15-19: Reza Iravani 02 Reza Iravani 03 Ali Nabavi-Niaki. (Non-programmable Calculators Allowed)

DC STEADY STATE CIRCUIT ANALYSIS

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science : Circuits & Electronics Problem Set #1 Solution

Lecture 3 BRANCHES AND NODES

Problem Set 5 Solutions

MAE140 - Linear Circuits - Winter 09 Midterm, February 5

MAE140 - Linear Circuits - Fall 14 Midterm, November 6

Textbook title: Circuits, Devices, Networks and Microelectronics

Chapter 2 Circuit Elements

Designing Information Devices and Systems II Fall 2016 Murat Arcak and Michel Maharbiz Homework 0. This homework is due August 29th, 2016, at Noon.

Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 20

Lecture 37: Frequency response. Context

FE Review 2/2/2011. Electric Charge. Electric Energy ELECTRONICS # 1 FUNDAMENTALS

Review of Circuit Analysis

A tricky node-voltage situation

Chapter 4 Homework solution: P4.2-2, 7 P4.3-2, 3, 6, 9 P4.4-2, 5, 8, 18 P4.5-2, 4, 5 P4.6-2, 4, 8 P4.7-2, 4, 9, 15 P4.8-2

Module 2. DC Circuit. Version 2 EE IIT, Kharagpur

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2

Review of Ohm's Law: The potential drop across a resistor is given by Ohm's Law: V= IR where I is the current and R is the resistance.

Phasors: Impedance and Circuit Anlysis. Phasors

EE 205 Dr. A. Zidouri. Electric Circuits II. Two-Port Circuits Two-Port Parameters. Lecture #42

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

VV = voltage across voltmeter = 9 (Rs + 500) = VsRv Vs. (500) = 9 (Rs + 500) Case ii VV = 13V VS=? RV = 50kΩ / V 20v RV = 1000 kω by (1)

Preamble. Circuit Analysis II. Mesh Analysis. When circuits get really complex methods learned so far will still work,

Homework 1 solutions

Electric Circuits II Sinusoidal Steady State Analysis. Dr. Firas Obeidat

L Hopital s Rule. We will use our knowledge of derivatives in order to evaluate limits that produce indeterminate forms.

Designing Information Devices and Systems I Spring 2018 Homework 7

Lecture Stage Frequency Response - I (1/10/02) Page ECE Analog Integrated Circuits and Systems II P.E.

L Hopital s Rule. We will use our knowledge of derivatives in order to evaluate limits that produce indeterminate forms.

INTRODUCTION TO ELECTRONICS

Outline. Week 5: Circuits. Course Notes: 3.5. Goals: Use linear algebra to determine voltage drops and branch currents.

Fig. 1-1 Current Flow in a Resistive load

Consider the following generalized simple circuit

Chapter 6: Operational Amplifiers


EE292: Fundamentals of ECE

Lecture 18. Common Source Stage

ANNOUNCEMENT ANNOUNCEMENT

Systematic Circuit Analysis (T&R Chap 3)

Active Circuits: Life gets interesting

POLYTECHNIC UNIVERSITY Electrical Engineering Department. EE SOPHOMORE LABORATORY Experiment 2 DC circuits and network theorems

EE 581 Power Systems. Admittance Matrix: Development, Direct and Iterative solutions

A Small-Signal Analysis of a BJT

Thevenin equivalent circuits

Physics 102: Lecture 06 Kirchhoff s Laws

3.1 Superposition theorem

EE 202L Linear Circuits. Class #1

Transcription:

Lecture 13: October 15, 2001 Lecture 14: 10/15/01 A.. Neureuther Circuit Analysis with Dependent Sources A)Node Equations B)Equialent Sources C)Amplifier Parameters: Gain,, OUT D)NonIdeal OpAmp Model The following slides were deried from those prepared by Professor Oldham For EE 40 in Fall 01 eading: Schwarz and Oldham 4.1 4.2 Copyright 2001, egents of Uniersity of California

Lecture 14: 10/15/01 A.. Neureuther The 4 Basic Linear Dependent Sources Constant of proportionality Parameter being sensed Output Voltagecontrolled oltage source V = A V cd Currentcontrolled oltage source V = m I c Currentcontrolled current source I = A i I c Voltagecontrolled current source I = G m V cd A V cd m I c A i I c G m V cd Copyright 2001, egents of Uniersity of California

Lecture 14: 10/15/01 A.. Neureuther EXAMPLE OF NODAL ANALYSIS WITH DEPENDENT SOUCES 1 V a 3 V b I I 2 2 4 m I 2 I Standard technique, except an additional equation is needed if the dependent ariable is an unknown current as here. Note Vb is redundant. I = V a / 2 (V a m I 2 )/ 3 and I 2 = V a / 2 Soling: I = V a (1/ 2 1/ 3 m / 2 3 ) So V a = I 2 3 /( 2 3 m ) Copyright 2001, egents of Uniersity of California

Lecture 14: 10/15/01 A.. Neureuther THEVEN EQUIVALENT WITH DEPENDENT SOUCES Method 1: Use V oc and I sc as usual to find V T and T (and I N as well) Method 2: To find T by the ohmmeter method turn off only the independent sources; let the dependent sources just do their thing. See examples in text (such as Example 4.3). This method also works when computing incremental signals such as a change in the source V S (gien by V S or S ) produces a change in V or V OUT, (gien by V or V OUT also written and OUT ), and their ratio called the smallsignal gain ( V OUT / V S ) or ( OUT / S ) Copyright 2001, egents of Uniersity of California

Lecture 14: 10/15/01 A.. Neureuther EXAMPLE CICUIT WITH MULTIPLE SOUCES Original circuit s a V b L V DD Vs G m V b V V DD V OUT O Circuit with independent sources turned to zero s G m s b a OUT O L Note L has been rotated down. Copyright 2001, egents of Uniersity of California

Lecture 14: 10/15/01 A.. Neureuther EXAMPLE CICUIT: GA = ( V OUT / V S )=( OUT/ S ) s G m s b a O L OUT OUT a b = = s a b S = G m O O L L = G m S O O L L S Input oltage diider and output current diider reduce the gain Copyright 2001, egents of Uniersity of California

Lecture 14: 10/15/01 A.. Neureuther EXAMPLE CICUIT: PUT/OUTPUT ESISTANCE s G m s b a O L OUT = a a OUT = O b b Deice Output does not feed back to input Assume S = 0 => = 0 => no current in dependent source OUT Can circuit design improe and OUT or do we need better deices? Copyright 2001, egents of Uniersity of California

Lecture 14: 10/15/01 A.. Neureuther EXAMPLE CICUIT: CEASED PUT ESISTANCE i TEST Add resistor E TEST E G m O The output has been assumed to be shorted OUT = 0 E Analysis: apply i TEST and ealuate TEST KCL = E E Check for special case for 0 infinite i TEST = i TEST E itest GmiTEST 0 i TEST TEST = ( 1 G TEST Copyright 2001, egents of Uniersity of California m = 0 ) E E Finish this in the homework Intuitie Explanation: E puts on a node whose oltage increases in response to current in.

Lecture 14: 10/15/01 A.. Neureuther EXAMPLE CICUIT: CEASED OUTPUT ESISTANCE i TEST Add resistor E G m = 0 The input has been assumed to be shorted E E O TEST Try a bag. It is een easier Analysis: apply i TEST and ealuate TEST Unknowns: i TEST, TEST,, E Need 3 equations to find the ratio of i TEST / TEST Intuitie Explanation: GmV burps current which has to also go through 0. This raises TEST and the output impedance TEST /i TEST = E and is not zero! KCL at E KVL at OUT Finish this in the homework Copyright 2001, egents of Uniersity of California

NONIDEAL OPAMPS Lecture 14: 10/15/01 A.. Neureuther JUST ANOTHE CASE OF ANALYSIS WITH DEPENDENT SOUCES Example: Circuit (assume ) 1 2 1K V 9K V 0 1 1K V ( ) () 2 9K V 0 A (V V ) Analysis: Outline your circuit analysis strategy here. Hint: 1) Find V in terms of V 0, 2) plug into expression for V 0 and then 3) sole for V 0 which appears on both sides of the equation. Answer: V 0 = V A( 1 (A 1) 1 2 ) 2 V if A 1 1 2 = 10V Copyright 2001, egents of Uniersity of California