74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger

Similar documents
74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC132-Q100; 74HCT132-Q100

The 74LV08 provides a quad 2-input AND function.

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74HC153-Q100; 74HCT153-Q100

74HC280; 74HCT bit odd/even parity generator/checker

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74HC365; 74HCT365. Hex buffer/line driver; 3-state

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

74HC126; 74HCT126. Quad buffer/line driver; 3-state

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

7-stage binary ripple counter

Triple inverting Schmitt trigger with 5 V tolerant input

74HC30-Q100; 74HCT30-Q100

74HC151-Q100; 74HCT151-Q100

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74HC2G14; 74HCT2G14. Dual inverting Schmitt trigger

74HC107-Q100; 74HCT107-Q100

74HC164; 74HCT bit serial-in, parallel-out shift register

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

Octal buffer/line driver; 3-state

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

Dual inverting Schmitt trigger with 5 V tolerant input

Low-power dual Schmitt trigger inverter

74HC109-Q100; 74HCT109-Q100

Low-power configurable multiple function gate

Low-power configurable multiple function gate

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

The 74AXP1G04 is a single inverting buffer.

8-bit parallel-in/serial-out shift register

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

The 74AUP2G34 provides two low-power, low-voltage buffers.

74HC2G08-Q100; 74HCT2G08-Q100

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74HC03-Q100; 74HCT03-Q100

74HC165; 74HCT bit parallel-in/serial out shift register

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

74HC390; 74HCT General description. 2. Features and benefits. Dual decade ripple counter

74LVC1G125-Q100. Bus buffer/line driver; 3-state

Bus buffer/line driver; 3-state

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC2G125; 74HCT2G125

4-bit magnitude comparator

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

Triple inverting Schmitt trigger

2-input EXCLUSIVE-OR gate

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC32-Q100; 74HCT32-Q100

Dual supply configurable multiple function gate

The 74LV08 provides a quad 2-input AND function.

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G02-Q100; 74HCT1G02-Q100

74HC74-Q100; 74HCT74-Q100

Low-power triple buffer with open-drain output

8-bit serial-in/parallel-out shift register

3-to-8 line decoder/demultiplexer; inverting

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

Low-power dual PCB configurable multiple function gate

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

74HC1G14; 74HCT1G14. The standard output currents are half of those of the 74HC14 and 74HCT14.

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

14-stage binary ripple counter with oscillator

74HC393; 74HCT393. Dual 4-bit binary ripple counter

Octal bus transceiver; 3-state

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC08-Q100; 74HCT08-Q100

74LV03. 1 General description. 2 Features and benefits. 3 Ordering information. Quad 2-input NAND gate

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74AHC14-Q100; 74AHCT14-Q100

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

Dual buffer/line driver; 3-state

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

Dual buffer/line driver; 3-state

74AHC1G14; 74AHCT1G14

74HC597-Q100; 74HCT597-Q100

Dual supply buffer/line driver; 3-state

74HC4040-Q100; 74HCT4040-Q100

74HC139; 74HCT139. Dual 2-to-4 line decoder/demultiplexer

Low-power Schmitt trigger inverter

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.

74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

Single dual-supply translating 2-input OR with strobe

74HC3G04; 74HCT3G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Triple inverter

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

NXP 74HC_HCT1G00 2-input NAND gate datasheet

Transcription:

Rev. 4 1 December 2015 Product data sheet 1. General description The is a quad 2-input NAND gate with Schmitt-trigger inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V CC. Schmitt trigger inputs transform slowly changing input signals into sharply defined jitter-free output signals. 2. Features and benefits 3. Applications Complies with JEDEC standard no. 7A ESD protection: HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V Multiple package options Specified from 40 C to +85 C and from 40 C to +125 C Wave and pulse shapers Astable multivibrators Monostable multivibrators

4. Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version 74HC132D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width SOT108-1 74HCT132D 74HC132DB 40 C to +125 C SSOP14 3.9 mm plastic shrink small outline package; 14 leads; body SOT337-1 74HCT132DB 74HC132PW 40 C to +125 C TSSOP14 width 5.3 mm plastic thin shrink small outline package; 14 leads; SOT402-1 74HCT132PW body width 4.4 mm 5. Functional diagram Fig 1. Logic symbol Fig 2. IEC logic symbol Fig 3. Logic diagram (one Schmitt trigger) Product data sheet Rev. 4 1 December 2015 2 of 19

6. Pinning information 6.1 Pinning Fig 4. Pin configuration SO14 and (T)SSOP14 6.2 Pin description Table 2. Pin description Symbol Pin Description 1A to 4A 1, 4, 9, 12 data input 1B to 4B 2, 5, 10, 13 data input 1Y to 4Y 3, 6, 8, 11 data output GND 7 ground (0 V) V CC 14 supply voltage 7. Functional description Table 3. Function table [1] Input Output na nb ny L L H L H H H L H H H L [1] H = HIGH voltage level; L = LOW voltage level; X = don t care. Product data sheet Rev. 4 1 December 2015 3 of 19

8. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7 V I IK input clamping current V I < 0.5 V or V I >V CC +0.5 V [1] - 20 ma I OK output clamping current V O < 0.5 V or V O >V CC +0.5V [1] - 20 ma I O output current 0.5 V < V O < V CC +0.5V - 25 ma I CC supply current - 50 ma I GND ground current 50 - ma T stg storage temperature 65 +150 C P tot total power dissipation SO14, and (T)SSOP14 packages [2] - 500 mw [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] For SO14 package: P tot derates linearly with 8 mw/k above 70 C. For (T)SSOP14 packages: P tot derates linearly with 5.5 mw/k above 60 C. 9. Recommended operating conditions Table 5. Recommended operating conditions Voltages are referenced to GND (ground = 0 V) Symbol Parameter Conditions 74HC132 74HCT132 Unit Min Typ Max Min Typ Max V CC supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 V V I input voltage 0 - V CC 0 - V CC V V O output voltage 0 - V CC 0 - V CC V T amb ambient temperature 40 +25 +125 40 +25 +125 C Product data sheet Rev. 4 1 December 2015 4 of 19

10. Static characteristics Table 6. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max 74HC132 V OH HIGH-level V I = V T+ or V T output voltage I O = 20 A; V CC = 2.0 V 1.9 2.0-1.9-1.9 - V I O = 20 A; V CC = 4.5 V 4.4 4.5-4.4-4.4 - V I O = 20 A; V CC = 6.0 V 5.9 6.0-5.9-5.9 - V I O = 4.0 ma; V CC = 4.5 V 3.98 4.32-3.84-3.7 - V I O = 5.2 ma; V CC = 6.0 V 5.48 5.81-5.34-5.2 - V V OL LOW-level V I = V T+ or V T output voltage I O = 20 A; V CC = 2.0 V - 0 0.1-0.1-0.1 V I O = 20 A; V CC = 4.5 V - 0 0.1-0.1-0.1 V I O = 20 A; V CC = 6.0 V - 0 0.1-0.1-0.1 V I O = 4.0 ma; V CC = 4.5 V - 0.15 0.26-0.33-0.4 V I O = 5.2 ma; V CC = 6.0 V - 0.16 0.26-0.33-0.4 V I I input leakage V I = V CC or GND; - - ±0.1 - ±1.0 - ±1.0 A current V CC =6.0V I CC supply current V I = V CC or GND; I O =0A; - - 2.0-20 - 40 A V CC =6.0V C I input capacitance - 3.5 - - - - - pf 74HCT132 V OH HIGH-level V I = V T+ or V T ; V CC = 4.5 V output voltage I O = 20 A 4.4 4.5-4.4-4.4 - V I O = 4.0 ma 3.98 4.32-3.84-3.7 - V V OL LOW-level V I = V T+ or V T ; V CC = 4.5 V output voltage I O = 20 A; - 0 0.1-0.1-0.1 V I O = 4.0 ma; - 0.15 0.26-0.33-0.4 V I I input leakage current V I = V CC or GND; V CC =5.5V I CC supply current V I =V CC or GND; I O = 0 A; V CC =5.5V I CC C I additional supply current input capacitance per input pin; V I =V CC 2.1 V; I O =0A; other inputs at V CC or GND; V CC = 4.5 V to 5.5 V - - ±0.1 - ±1.0 - ±1.0 A - - 2.0-20 - 40 A - 30 108-135 - 147 A - 3.5 - - - - - pf Product data sheet Rev. 4 1 December 2015 5 of 19

11. Dynamic characteristics Table 7. Dynamic characteristics GND = 0 V; C L = 50 pf; for load circuit see Figure 6. Symbol Parameter Conditions 25 C 40 C to +125 C Unit [1] t pd is the same as t PHL and t PLH. [2] t t is the same as t THL and t TLH. [3] C PD is used to determine the dynamic power dissipation (P D in W): P D =C PD V CC 2 f i N+ (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. Min Typ Max Max (85 C) Max (125 C) 74HC132 t pd propagation delay na, nb to ny; see Figure 5 [1] V CC = 2.0 V - 36 125 155 190 ns V CC = 4.5 V - 13 25 31 38 ns V CC = 5.0 V; C L =15pF - 11 - - - ns V CC = 6.0 V - 10 21 26 32 ns t t transition time see Figure 5 [2] V CC = 2.0 V - 19 75 95 110 ns V CC = 4.5 V - 7 15 19 22 ns V CC = 6.0 V - 6 13 16 19 ns C PD power dissipation capacitance per package; V I =GNDtoV CC [3] - 24 - - - pf 74HCT132 t pd propagation delay na, nb to ny; see Figure 5 [1] V CC = 4.5 V - 20 33 41 50 ns V CC = 5.0 V; C L =15pF - 17 - - - ns t t transition time V CC = 4.5 V; see Figure 5 [2] - 7 15 19 22 ns C PD power dissipation capacitance per package; V I =GNDtoV CC 1.5 V [3] - 20 - - - pf Product data sheet Rev. 4 1 December 2015 6 of 19

12. Waveforms Fig 5. Measurement points are given in Table 8. V OL and V OH are typical voltage output levels that occur with the output load. Input to output propagation delays Table 8. Measurement points Type Input Output V M V M V X V Y 74HC132 0.5V CC 0.5V CC 0.1V CC 0.9V CC 74HCT132 1.3 V 1.3 V 0.1V CC 0.9V CC Fig 6. Test data is given in Table 9. Definitions test circuit: R T = termination resistance should be equal to output impedance Z o of the pulse generator. C L = load capacitance including jig and probe capacitance. Test circuit for measuring switching times Product data sheet Rev. 4 1 December 2015 7 of 19

Table 9. Test data Type Input Load Test V I t r, t f C L 74HC132 V CC 6.0 ns 15 pf, 50 pf t PLH, t PHL 74HCT132 3.0 V 6.0 ns 15 pf, 50 pf t PLH, t PHL 13. Transfer characteristics Table 10. Transfer characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V); see Figure 7 and Figure 8. Symbol Parameter Conditions T amb = 25 C T amb = 40 C to +85 C 74HC132 V T+ positive-going threshold voltage V T V H negative-going threshold voltage hysteresis voltage 74HCT132 V T+ positive-going threshold voltage V T negative-going threshold voltage V H hysteresis voltage 14. Transfer characteristics waveforms T amb = 40 C to +125 C Min Typ Max Min Max Min Max V CC = 2.0 V 0.7 1.18 1.5 0.7 1.5 0.7 1.5 V V CC = 4.5 V 1.7 2.38 3.15 1.7 3.15 1.7 3.15 V V CC = 6.0 V 2.1 3.14 4.2 2.1 4.2 2.1 4.2 V V CC = 2.0 V 0.3 0.63 1.0 0.3 1.0 0.3 1.0 V V CC = 4.5 V 0.9 1.67 2.2 0.9 2.2 0.9 2.2 V V CC = 6.0 V 1.2 2.26 3.0 1.2 3.0 1.2 3.0 V V CC = 2.0 V 0.2 0.55 1.0 0.2 1.0 0.2 1.0 V V CC = 4.5 V 0.4 0.71 1.4 0.4 1.4 0.4 1.4 V V CC = 6.0 V 0.6 0.88 1.6 0.6 1.6 0.6 1.6 V V CC = 4.5 V 1.2 1.41 1.9 1.2 1.9 1.2 1.9 V V CC = 5.5 V 1.4 1.59 2.1 1.4 2.1 1.4 2.1 V V CC = 4.5 V 0.5 0.85 1.2 0.5 1.2 0.5 1.2 V V CC = 5.5 V 0.6 0.99 1.4 0.6 1.4 0.6 1.4 V V CC = 4.5 V 0.4 0.56-0.4-0.4 - V V CC = 5.5 V 0.4 0.60-0.4-0.4 - V Unit Fig 7. Transfer characteristics Fig 8. Transfer characteristics definitions Product data sheet Rev. 4 1 December 2015 8 of 19

a. V CC =2.0V b. V CC =4.5V Fig 9. c. V CC =6.0V Typical 74HC132 transfer characteristics Product data sheet Rev. 4 1 December 2015 9 of 19

Fig 10. a. V CC =4.5V b. V CC =5.5V Typical 74HCT132 transfer characteristics 15. Application information The slow input rise and fall times cause additional power dissipation, this can be calculated using the following formula: P add =f i (t r I CC(AV) +t f I CC(AV) ) V CC where: P add = additional power dissipation (W); f i = input frequency (MHz); t r =rise time (ns); 10%to90%; t f = fall time (ns); 90 % to 10 %; I CC(AV) = average additional supply current (A). Average I CC(AV) differs with positive or negative input transitions, as shown in Figure 11 and Figure 12. An example of a relaxation circuit using the is shown in Figure 13. Product data sheet Rev. 4 1 December 2015 10 of 19

(1) Positive-going edge. (2) Negative-going edge. Fig 11. Average additional supply current as a function of V CC for 74HC132; linear change of V I between 0.1V CC to 0.9V CC. (1) Positive-going edge. (2) Negative-going edge. Fig 12. Average additional supply current as a function of V CC for 74HCT132; linear change of V I between 0.1V CC to 0.9V CC. Product data sheet Rev. 4 1 December 2015 11 of 19

For 74HC132 and 74HCT132: f = 1 1 -- T K ----------------- RC Fig 13. For K-factor, see Figure 14 Relaxation oscillator Fig 14. K-factor for 74HC132 Typical K-factor for relaxation oscillator K-factor for 74HCT132 Product data sheet Rev. 4 1 December 2015 12 of 19

16. Package outline Fig 15. Package outline SOT108-1 (SO14) Product data sheet Rev. 4 1 December 2015 13 of 19

Fig 16. Package outline SOT337-1 (SSOP14) Product data sheet Rev. 4 1 December 2015 14 of 19

Fig 17. Package outline SOT402-1 (TSSOP14) Product data sheet Rev. 4 1 December 2015 15 of 19

17. Abbreviations Table 11. Acronym CMOS DUT ESD HBM MM TTL Abbreviations Description Complementary Metal-Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 18. Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes v.4 20151201 Product data sheet - v.3 Modifications: Type numbers 74HC132N and 74HCT132N (SOT27-1) removed. v.3 20120830 Product data sheet - _CNV v.2 Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Figure 14 added (typical K-factor for relaxation oscillator). _CNV v.2 19970826 Product specification - - Product data sheet Rev. 4 1 December 2015 16 of 19

19. Legal information 19.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 19.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 19.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Product data sheet Rev. 4 1 December 2015 17 of 19

Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia s warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia s specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia s standard warranty and Nexperia s product specifications. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 19.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 20. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Product data sheet Rev. 4 1 December 2015 18 of 19

21. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Applications............................ 1 4 Ordering information..................... 2 5 Functional diagram...................... 2 6 Pinning information...................... 3 6.1 Pinning............................... 3 6.2 Pin description......................... 3 7 Functional description................... 3 8 Limiting values.......................... 4 9 Recommended operating conditions........ 4 10 Static characteristics..................... 5 11 Dynamic characteristics.................. 6 12 Waveforms............................. 7 13 Transfer characteristics.................. 8 14 Transfer characteristics waveforms......... 8 15 Application information.................. 10 16 Package outline........................ 13 17 Abbreviations.......................... 16 18 Revision history........................ 16 19 Legal information....................... 17 19.1 Data sheet status...................... 17 19.2 Definitions............................ 17 19.3 Disclaimers........................... 17 19.4 Trademarks........................... 18 20 Contact information..................... 18 21 Contents.............................. 19 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 01 December 2015