CD4024BC 7-Stage Ripple Carry Binary Counter

Similar documents
CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset


CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

CD4013BC Dual D-Type Flip-Flop

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

CD4021BC 8-Stage Static Shift Register

CD4028BC BCD-to-Decimal Decoder

CD40106BC Hex Schmitt Trigger

CD4028BC BCD-to-Decimal Decoder

CD4049UBC CD4050BC Hex Inverting Buffer Hex Non-Inverting Buffer

CD4528BC Dual Monostable Multivibrator

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

CD4093BC Quad 2-Input NAND Schmitt Trigger

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC00 Quad 2-Input NAND Gate

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

MM74HC154 4-to-16 Line Decoder

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

MM74HC32 Quad 2-Input OR Gate

MM74HC08 Quad 2-Input AND Gate

MM74HCT08 Quad 2-Input AND Gate

MM74HCT138 3-to-8 Line Decoder

MM74C14 Hex Schmitt Trigger

MM74C906 Hex Open Drain N-Channel Buffers

MM74HC138 3-to-8 Line Decoder

MM74HC374 3-STATE Octal D-Type Flip-Flop

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

DM7404 Hex Inverting Gates

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

MM74HC139 Dual 2-To-4 Line Decoder

CD4511BC BCD-to-7 Segment Latch/Decoder/Driver

MM74HC373 3-STATE Octal D-Type Latch

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

MM74HC251 8-Channel 3-STATE Multiplexer

DM74LS02 Quad 2-Input NOR Gate

MM74C14 Hex Schmitt Trigger

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

Excellent Integrated System Limited

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear


DM74LS08 Quad 2-Input AND Gates

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

MM74HC244 Octal 3-STATE Buffer

MM74HC573 3-STATE Octal D-Type Latch

MM74HC373 3-STATE Octal D-Type Latch

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

74F175 Quad D-Type Flip-Flop

74VHC00 Quad 2-Input NAND Gate

DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

DM7490A Decade and Binary Counter

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

74F194 4-Bit Bidirectional Universal Shift Register

74F174 Hex D-Type Flip-Flop with Master Reset

74F109 Dual JK Positive Edge-Triggered Flip-Flop

MM74C93 4-Bit Binary Counter

DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

DM74LS05 Hex Inverters with Open-Collector Outputs

74F30 8-Input NAND Gate

74F379 Quad Parallel Register with Enable

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

MM74HC175 Quad D-Type Flip-Flop With Clear

CD4029BM CD4029BC Presettable Binary Decade Up Down Counter

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

MM74C85 4-Bit Magnitude Comparator

MM74C373 MM74C374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

CD4013BM CD4013BC Dual D Flip-Flop

74ACT825 8-Bit D-Type Flip-Flop

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

74VHC393 Dual 4-Bit Binary Counter

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74C73 Dual J-K Flip-Flops with Clear and Preset

74F153 Dual 4-Input Multiplexer

74VHC00 Quad 2-Input NAND Gate

MM74C908 Dual CMOS 30-Volt Relay Driver

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

74F139 Dual 1-of-4 Decoder/Demultiplexer

MM74C175 Quad D-Type Flip-Flop

74AC08 74ACT08 Quad 2-Input AND Gate

Features. Y Wide supply voltage range 3V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL compatibility Fan out of 2

DM74LS670 3-STATE 4-by-4 Register File

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

Low Power Quint Exclusive OR/NOR Gate


74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

74F269 8-Bit Bidirectional Binary Counter

MM82C19 16-Line to 1-Line Multiplexer

74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset

74VHC138 3-to-8 Decoder/Demultiplexer

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

74AC153 74ACT153 Dual 4-Input Multiplexer

Transcription:

CD4024BC 7-Stage Ripple Carry Binary Counter General Description The CD4024BC is a 7-stage ripple-carry binary counter. Buffered outputs are externally available from stages 1 through 7. The counter is reset to its logical 0 stage by a logical 1 on the reset input. The counter is advanced one count on the negative transition of each clock pulse. Ordering Code: Features Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code. Connection Diagram October 1987 Revised January 1999 Wide supply voltage range: 3.0V to 15V High noise immunity: 0.45 V DD (typ.) Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS High speed: 12 MHz (typ.) input pulse rate V DD V SS = 10V Fully static operation Order Number Package Number Package Description CD4024BCM M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Body CD4024BCN N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide CD4024BC 7-Stage Ripple Carry Binary Counter Pin Assignments for DIP and SOIC Top View 1999 Fairchild Semiconductor Corporation DS005957.prf www.fairchildsemi.com

CD4024BC Logic Diagrams Input Logic Flip-flop logic (1 of 7 identical stages). Block Diagram www.fairchildsemi.com 2

Absolute Maximum Ratings(Note 1) (Note 2) DC Supply Voltage (V DD ) 0.5 to +18 V DC Input Voltage (V IN ) 0.5 to V DD +0.5 V DC Storage Temperature Range (T S ) 65 C to +150 C Power Dissipation (P D ) Dual-In-Line 700 mw Small Outline 500 mw Lead Temperature (Soldering, 10 seconds) (T L ) 260 C Recommended Operating Conditions (Note 1) DC Supply Voltage (V DD ) +3 to +15 V DC Input Voltage (V IN ) 0 to V DD V DC Operating Temperature Range (T A ) 40 C to +85 C Note 1: Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The table of Recommended Operating Conditions and Electrical Characteristics provides conditions for actual device operation. Note 2: V SS = 0V unless otherwise specified. CD4024BC DC Electrical Characteristics (Note 2) Symbol Parameter Conditions 40 C +25 C +85 C Min Max Min Typ Max Min Max Units I DD Quiescent Device Current V DD = 5V 20 0.3 20 150 µa V DD = 10V 40 0.5 40 300 µa V DD = 15V 60 0.7 80 600 µa V OL LOW Level Output Voltage l O <1 µa V DD = 5V 0.05 0 0.05 0.05 V V DD = 10V 0.05 0 0.05 0.05 V V DD = 15V 0.05 0 0.05 0.05 V V OH HIGH Level Output Voltage l O <1 µa V DD = 5V 4.95 4.95 5 4.95 V V DD = 10V 9.95 9.95 10 9.95 V V DD = 15V 14.95 14.95 15 14.95 V V IL LOW Level Input Voltage l O <1 µa V DD = 5V, V O = 0.5V or 4.5V 1.5 2 1.5 1.5 V V DD = 10V, V O = 1.0V or 9.0V 3.0 4 3.0 3.0 V V DD = 15V, V O = 1.5V or 13.5V 4.0 6 4.0 4.0 V V IH HIGH Level Input Voltage l O <1 µa V DD = 5V, V O = 0.5V or 4.5V 3.5 3.5 3 3.5 V V DD = 10V, V O = 1.0V or 9.0V 7.0 7.0 6 7.0 V V DD = 15V, V O = 1.5V or 13.5V 11.0 11.0 9 11.0 V I OL LOW Level Output Current V DD = 5V, V O = 0.4V 0.52 0.44 0.88 0.36 ma (Note 3) V DD = 10V, V O = 0.5V 1.3 1.1 2.25 0.9 ma V DD = 15V, V O = 1.5V 3.6 3.0 8.8 2.4 ma I OH HIGH Level Output Current V DD = 5V, V O = 4.6V 0.52 0.44 0.88 0.36 ma (Note 3) V DD = 10V, V O = 9.5V 1.3 1.1 2.25 0.9 ma V DD = 15V, V O = 13.5V 3.6 3.0 8.8 2.4 ma I IN Input Current V DD = 15V, V IN = 0V 0.30 10 5 0.30 1.0 µa V DD = 15V, V IN = 15V 0.30 10 5 0.30 1.0 µa Note 3: I OH and I OL are tested one output at a time. 3 www.fairchildsemi.com

CD4024BC AC Electrical Characteristics (Note 4) T A = 25 C, C L = 50 pf, R L = 200 k, t r and t f = 20 ns unless otherwise specified Symbol Parameter Conditions Min Typ Max Units t PHL, t PLH Propagation Delay Time V DD = 5V 185 350 ns to Q1 Output V DD = 10V 85 125 ns V DD = 15V 70 100 ns t THL, t TLH Transition Time V DD = 5V 100 200 ns V DD = 10V 50 100 ns V DD = 15V 40 80 ns t WL, t WH Minimum Input Pulse Width V DD = 5V 75 200 ns V DD = 10V 40 110 ns V DD = 15V 35 90 ns t RCL, t FCL Input Rise and Fall Time V DD = 5V 15 µs V DD = 10V 10 µs V DD = 15V 8 µs f CL Maximum Input Pulse Frequency V DD = 5V 1.5 5 MHz V DD = 10V 4 12 MHz V DD = 15V 5 15 MHz t PHL Reset Propagation Delay Time V DD = 5V 185 350 ns V DD = 10V 85 125 ns V DD = 15V 70 100 ns t WH Reset Minimum Pulse Width V DD = 5V 185 350 ns V DD = 10V 85 125 ns V DD = 15V 70 100 ns C IN Input Capacitance (Note 5) Any Input 5 7.5 pf Note 4: AC Parameters are guaranteed by DC correlated testing. Note 5: Capacitance is guaranteed by periodic testing. www.fairchildsemi.com 4

Physical Dimensions inches (millimeters) unless otherwise noted CD4024BC 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Body Package Number M14A 5 www.fairchildsemi.com

CD4024BC 7-Stage Ripple Carry Binary Counter Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.