A NOVEL APPROACH FOR HIGH SPEED CONVOLUTION OF FINITE AND INFINITE LENGTH SEQUENCES USING VEDIC MATHEMATICS

Similar documents
PERFORMANCE EVALUATION OF REVERSIBLE VEDIC MULTIPLIER

HIGHER ORDER IMPLEMENTATION OF SQUARER AND CUBE USING VEDIC SUTRAS

DESIGN AND IMPLEMENTATION OF EFFICIENT HIGH SPEED VEDIC MULTIPLIER USING REVERSIBLE GATES

Module 3. Convolution. Aim

Design and Study of Enhanced Parallel FIR Filter Using Various Adders for 16 Bit Length

Design of Digital Multiplier with Reversible Logic by Using the Ancient Indian Vedic Mathematics Suitable for Use in Hardware of Cryptosystems

ENT 315 Medical Signal Processing CHAPTER 2 DISCRETE FOURIER TRANSFORM. Dr. Lim Chee Chin

PERFORMANCE EVALUATION OF THE 16X16 BIT MULTIPLIER FOR HIGH SPEED WITH THE USE OF COMPRESSOR ADDER

! Circular Convolution. " Linear convolution with circular convolution. ! Discrete Fourier Transform. " Linear convolution through circular

R13 SET - 1

Fast Fir Algorithm Based Area- Efficient Parallel Fir Digital Filter Structures

Low Power, High Speed Parallel Architecture For Cyclic Convolution Based On Fermat Number Transform (FNT)

Digital Signal Processing Lecture 4

DIGITAL SIGNAL PROCESSING LECTURE 1

Discrete-Time Systems

An Area Efficient Enhanced Carry Select Adder

Design of Low Power, High Speed Parallel Architecture of Cyclic Convolution Based on Fermat Number Transform (FNT)

Implementation Of Digital Fir Filter Using Improved Table Look Up Scheme For Residue Number System

EEO 401 Digital Signal Processing Prof. Mark Fowler

MAHALAKSHMI ENGINEERING COLLEGE-TRICHY

Novel Pipelined Vedic Multiplier Constituted With Reversible Logic

DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC2314- DIGITAL SIGNAL PROCESSING UNIT I INTRODUCTION PART A

HST.582J / 6.555J / J Biomedical Signal and Image Processing Spring 2007

ESE 531: Digital Signal Processing

VU Signal and Image Processing. Torsten Möller + Hrvoje Bogunović + Raphael Sahann

FAST FIR ALGORITHM BASED AREA-EFFICIENT PARALLEL FIR DIGITAL FILTER STRUCTURES

Design and Implementation of Reversible Vedic Multiplier for High Speed Low Power Operations

Capacitance Scaling Based Energy Efficient Vedic Divider using Paravartya Yojayet on 28nm FGPA

Lecture 11 FIR Filters

DFT-Based FIR Filtering. See Porat s Book: 4.7, 5.6

FPGA IMPLEMENTATION OF BASIC ADDER CIRCUITS USING REVERSIBLE LOGIC GATES

Introduction to DSP Time Domain Representation of Signals and Systems

DFT & Fast Fourier Transform PART-A. 7. Calculate the number of multiplications needed in the calculation of DFT and FFT with 64 point sequence.

DESIGN OF QUANTIZED FIR FILTER USING COMPENSATING ZEROS

IT DIGITAL SIGNAL PROCESSING (2013 regulation) UNIT-1 SIGNALS AND SYSTEMS PART-A

E : Lecture 1 Introduction

THE discrete sine transform (DST) and the discrete cosine

Design of Digital Adder Using Reversible Logic

Z - Transform. It offers the techniques for digital filter design and frequency analysis of digital signals.

Chapter 8 The Discrete Fourier Transform

Transformation Techniques for Real Time High Speed Implementation of Nonlinear Algorithms

Digital Signal Processing Lecture 5

Design and Realization of Quantum based Digital Integrator

EE 225D LECTURE ON DIGITAL FILTERS. University of California Berkeley

ELEG 305: Digital Signal Processing

Reduced-Area Constant-Coefficient and Multiple-Constant Multipliers for Xilinx FPGAs with 6-Input LUTs

Digital Signal Processing I Final Exam Fall 2008 ECE Dec Cover Sheet

OPTIMAL DESIGN AND SYNTHESIS OF FAULT TOLERANT PARALLEL ADDER/SUBTRACTOR USING REVERSIBLE LOGIC GATES. India. Andhra Pradesh India,

Linear Convolution Using FFT

An Fir-Filter Example: Hanning Filter

Chap 2. Discrete-Time Signals and Systems

LTI H. the system H when xn [ ] is the input.

Lecture 1: Introduction Introduction

ECE538 Final Exam Fall 2017 Digital Signal Processing I 14 December Cover Sheet

DIGITAL SIGNAL PROCESSING

Course Name: Digital Signal Processing Course Code: EE 605A Credit: 3

Efficient Implementation of Scalar Multiplication for Elliptic Curve Cryptography using Ancient Indian Vedic Mathematics over GF (p)

ELEG 305: Digital Signal Processing

EFFICIENT MULTIOUTPUT CARRY LOOK-AHEAD ADDERS

DSP Algorithm Original PowerPoint slides prepared by S. K. Mitra

Discrete-Time Signals and Systems. The z-transform and Its Application. The Direct z-transform. Region of Convergence. Reference: Sections

Lecture 7 - IIR Filters

Discrete-time signals and systems

Ch 2: Linear Time-Invariant System

SIGNALS AND SYSTEMS. Unit IV. Analysis of DT signals

Design and Comparison of Wallace Multiplier Based on Symmetric Stacking and High speed counters

Lecture 19 IIR Filters

ELEG 305: Digital Signal Processing

LECTURE NOTES DIGITAL SIGNAL PROCESSING III B.TECH II SEMESTER (JNTUK R 13)

Analog vs. discrete signals

The Z transform (2) 1

International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research)

Solution 10 July 2015 ECE301 Signals and Systems: Midterm. Cover Sheet

Digital Signal Processing

Digital Signal Processing Lecture 10 - Discrete Fourier Transform

How to manipulate Frequencies in Discrete-time Domain? Two Main Approaches

University Question Paper Solution

DELAY CALCULATIONS FOR VARIOUS CODE CONVERTERS

Novel Bit Adder Using Arithmetic Logic Unit of QCA Technology

FPGA Implementation of Ripple Carry and Carry Look Ahead Adders Using Reversible Logic Gates

ECE 308 Discrete-Time Signals and Systems

Interchange of Filtering and Downsampling/Upsampling

Digital Signal Processing

Digital Signal Processing

New Delhi & Affiliated to VTU, Belgavi ) Oorgaum, Kolar Dist ,Karnataka

Discrete Fourier transform (DFT)

A Novel Efficient Hardware Implementation of Elliptic Curve Cryptography Scalar Multiplication using Vedic Multiplier

FUZZY PERFORMANCE ANALYSIS OF NTT BASED CONVOLUTION USING RECONFIGURABLE DEVICE

Power Minimization of Full Adder Using Reversible Logic

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF INFORMATION TECHNOLOGY. Academic Year

EE123 Digital Signal Processing. M. Lustig, EECS UC Berkeley

Digital Signal Processing. Midterm 2 Solutions

UNIT 1. SIGNALS AND SYSTEM

Optimized Reversible Vedic multipliers for High Speed Low Power Operations

Reversible Implementation of Ternary Content Addressable Memory (TCAM) Interface with SRAM

Therefore the new Fourier coefficients are. Module 2 : Signals in Frequency Domain Problem Set 2. Problem 1

Discrete-Time Signals & Systems

The Convolution Sum for Discrete-Time LTI Systems

Implementation of Reversible Control and Full Adder Unit Using HNG Reversible Logic Gate

Design of Arithmetic Logic Unit (ALU) using Modified QCA Adder

Transcription:

A NOVEL APPROACH FOR HIGH SPEED CONVOLUTION OF FINITE AND INFINITE LENGTH SEQUENCES USING VEDIC MATHEMATICS M. Bharathi 1, D. Leela Rani 2 1 Assistant Professor, 2 Associate Professor, Department of ECE, Sree Vidyanikethan Engineering College, Tirupati, India, bharathi891@gmail.com, dlrani79@gmail.com Abstract Digital signal processing, Digital control systems, Telecommunication, Audio and Video processing are important applications in VLSI. Design and implementation of DSP systems with advances in VLSI demands low power, efficiency in energy, portability, reliability and miniaturization. In digital signal processing, linear-time invariant systems are important sub-class of systems and are the heart and soul of DSP. In many application areas, linear and circular convolution are fundamental computations. Convolution with very long sequences is often required. Discrete linear convolution of two finite-length and infinite length sequences using circular convolution on for Overlap-Add and Overlap-Save methods can be computed. In real-time signal processing, circular convolution is much more effective than linear convolution. Circular convolution is simpler to compute and produces less output samples compared to linear convolution. Also linear convolution can be computed from circular convolution. In this paper, both linear, circular convolutions are performed using vedic multiplier architecture based on vertical and cross wise algorithm of Urdhva-Tiryabhyam. The implementation uses hierarchical design approach which leads to improvement in computational speed, power reduction, minimization in hardware resources and area. Coding is done using Verilog HDL. Simulation and synthesis are performed using Xilinx FPGA. Keywords: Linear and Circular convolution, Urdhva - Tiryagbhyam, carry save multiplier, Overlap Add/ Save Verilog HDL. ----------------------------------------------------------------------***----------------------------------------------------------------------- 1. INTRODUCTION Systems are classified in accordance with a no. of characteristic properties or categories, namely: linearity, causality, stability and time variance. Linear, time-invariant systems are important sub-class of systems. Urdhva-Tiryagbhyam sutra is used in developing carry save multiplier architecture to perform convolution of two finite and infinite length sequences [1]. Linear and circular convolutions, which are fundamental computations in Linear time-invariant (LTI) systems are implemented in Verilog HDL. Simulation and Synthesis are verified in Xilinx 10.1 ISE. Multiplications, in general are complex and slow in operation. The overall speed in multiplication depends on number of partial products generated, shifting the partial products based on bit position and summation of partial products. In carry save multiplier, the carry bits are passed diagonally downwards, which requires a vector merging adder to obtain final sum of all the partial products. In convolution, fundamental computations includes multiplication and addition of input and impulse signals or samples[2],[3]. 2. CIRCULAR CONVOLUTION Let x 1 (n) and x 2 (n) be two finite- duration sequences of length N. Their respective N-point DFT s are N 1 1 = 1 j2 π nk / N k= 0, 1 N-1 (1) n= 0 X K x n e N 1 2 = 2 j2 π nk / N k= 0, 1 N-1 (2) n= 0 X K x n e If two DFT s a multiplied together, the result is a DFT, X 3 (k) of a sequence x 3 (n) of length N. The relationship between X 3 (K) and sequences X 1 (k) and X 2 (k) is X 3 (k)=x 1 (k)x 2 (k) k=0,1, N-1 (3) Volume: 02 Issue: 11 Nov-2013, Available @ http://www.ijret.org 654

The DFT of {x 3 (k)} is N 1 = (( )) m=0,1 N-1 (4) x n x n x m n 3 1 2 n= 0 Here (( )) = ( + ) x m n x m n N N The above expression has the form of a convolution sum. It involves the index ((m-n)) N and is called circular convolution[4]. It is not the ordinary linear convolution which relates the output sequence y(n) of a linear system to the input sequence x(n) and the impulse response h(n). Thus it can be concluded that the multiplication of the DFT s of two sequences is equivalent to circular convolution of two sequences in the time domain. The methods that are used to find the circular convolution of two sequences are a. Concentric circle method b. Matrix multiplication method Let x 1 (n) and x 2 (n) be two sequences of length L and M respectively. Let x 3 (n) be the output sequence. The length N, of the output sequence, N= Max (L, M). N (5) and step 3 is repeated to obtain the next sample of output sequence x 3 (n). Step 4 is repeated until the first sample of inner circle lines up with the first sample of outer circle once again. Hence all the samples of output sequence x 3 (n) are collected. 2.2. Matrix Multiplication Method Circular convolution of two sequences x 1 (n) and x 2 (n) is obtained by representing the sequences in matrix form as shown below ( ) In discrete time, the output sequence y[n] of a linear time 2.1. Concentric circle method invariant system, with impulse response h[n] due to any input The length of x 1 (n) should be equal to length of x 2 (n) in order sequence x[n] is the convolution sum of x[n] with h[n] and is to perform circular convolution using concentric circle method. given as We have three cases here. The length L of sequence x 1 (n) is equal to length M of sequence x 2 (n). then the procedure explained below y[ n] = x[ n] * h[ n] = x[ k] h[ n k] (7) can be followed directly. If L>M then M is made equal to L by adding L-M number of zero samples to the sequence, x 2 (n) h[n] is the response of the system to impulse sequence, δ[n]. If M>L, then L is made equal to M by adding M-L number of zero samples to the sequence x 1 (n). To implement discrete time convolution, the two sequence x[k] and h[n-k] are multiplied together for - < k < and the After making the lengths of two sequences equal to N products are summed to compute output samples of y[n]. samples the circular convolution using concentric Convolution sum serves as an explicit realization of a discretetime linear system. The above equation expresses each sample circle method between two sequences is performed using following steps. The N samples of sequence of output sequence in terms of all samples of input and impulse x 1 (n) are graphed as equally spaced points around an response sequence. outer circle in counter clockwise direction. Starting at the same point as x 1 (n) the N samples of x 2 (n) are graphed as equally spaced points in clockwise direction around an inner circle. The corresponding samples are multiplied on two circles and the products are added to produce first sample of output sequence, x 3 (n). The samples on the inner circle are rotated one position in counter clock wise direction successively Volume: 02 Issue: 11 Nov-2013, Available @ http://www.ijret.org 655 x2 0 x2 N 1... x2 1 x1 0 x3 0 x2 1 x2 0... x2 2 x1 1 x3 1 =......... x2 ( N 1) x2 ( N 2 )... x2 ( 0) x1 ( N 1) x3 ( N 1) (6) The columns of NxN matrix is formed by repeating the samples of x 2 (n) via circular shift. The elements of column matrix are the samples of sequence x 1 (n). The circular convolution of two sequences, x 3 (n), is obtained by multiplying NxN matrix of samples of x 2 (n) and column matrix which consists of samples of x 1 (n). 3. LINEAR CONVOLUTION OF SHORT DURATION SEQUENCE

Each block consists of last (M-1) data points of previous block followed by L new data points for first block of data. The first M-1 points are set to zero. Therefore blocks of input sequence are x 1 (n)= {0,0.0, x(0), x(n). x(l-1)} The first (M-1) samples are zeros. Fig. 1 Block diagram for computation of linear convolution Let the length of input and impulse sequences, x[n] and h[n] be L and M. The starting time of input and impulse sequences are represented by n 1 and n 2 respectively. Therefore, the length N, of output sequence y[n]= L+M-1 the starting time n = n 1 + n 2 and The samples of output sequence is computed using convolution sum (8) [ ] = [ ] [ ] y n x k h n k 4. LINEAR CONVOLUTION OF LONG DURATION SEQUENCE In real time signal processing applications concerned with signal monitoring and analysis linear filtering of signals is involved. The input sequence x(n) is often a very long sequence[5]. Practically, it is difficult to store a long duration input sequence. So, in order to perform linear convolution of such a long duration input sequence with the impulse response of a system, the input sequence is divided into blocks. The successive blocks are processed one at a time and the results are combined to obtain the output sequence. The blocks are filtered separately and results are combined using overlap save method or overlap adds method [6]. Linear filtering performed via the DFT involves operations on a block of data, which by necessity must be limited in size due to limited memory of digital computers. A long input signal sequence must be segmented to fixed-size blocks prior to processing. 4.1 Overlap-Save Method Let the length of long duration input sequence be L L. The length of impulse response = M The input sequence is divided into blocks of data. The length of each block is N= L+M-1 x 2 (n)= {x(l-m+1) x(l-1), x(l) x(2l-1)} x(l-m+1) x(l-1) are the last (M-1) samples and from x 1 (n) and x(l0 x(2l-1) are L new samples x 3 (n)= {x(2l-m+1) x(2l-1), x(2l) x(3l-1)} x(2l-m+1) x(2l-1) are the last (M-1) samples from x 2 (n) x(2l). x(3l-1) are the L new samples The length of impulse response is increased by appending L-1 zeros Circular convolution of x i (n) and h(n) is computed for each block, which leads to blocks of output sequences y i (n) Because of aliasing the first (M-1) samples of each output sequence y i (n) is discarded. The final output sequence after discarding first (M-1) samples of each output sequence y i (n) consists of samples of all blocks arranged in sequential order. 4.2. Overlap-Add Method In this method also the long direction input sequence is divided into blocks of data. The length of each block is L+M-1 The first L samples are new samples taken from long duration input sequence and the last M-1 samples are zero appended to have total length of samples as L+M-1 The data blocks are represented as x 1 (n)= {x(0), x(1) x(l-1), 0,0 } x 2 (n)= {x(l), x(l+1) x(2l-1), 0,0 } x 3 (n)= {x(2l), x(2l+1) x(3l-1), 0,0 } The last M-1 samples in each sequence are zeros appended to have total length as L+M-1 Volume: 02 Issue: 11 Nov-2013, Available @ http://www.ijret.org 656

Similarly the length of impulse response is increased to L+M-1 by appending L-1 zeros to it. Circular convolution is performed on each block of input sequence with the impulse response to have blocks of output sequences. The last M-1 samples of each block of output sequence is overlapped and added to the first M-1 samples of succeeding block. The samples thus obtained are arranged in sequential order to have the final output sequence y(n). So this method is called as Overlap-Add method. 5. MULTIPLICATION TECHNIQUE Jagadguru Swami Sri Bharati-Krishna Swamiji introduced his research on mathematics based on sixteen sutras for multiplication. A multiplier is the key block in Digital Signal processing. In the increasing technology, researchers are trying to design multipliers which offer high computational speed, less delay, low power and area efficient arithmetic building blocks [7]. In Linear Convolution, the multiplication is performed using Urdhva-Tiryagbhyam Sutra of Vedic mathematics[8]. The Comparison between number of multiplications and additions in Conventional Mathematical approach and vedic mathematics is shown. [9] Table 1: Comparison between normal multiplication and vedic mathematics multiplication Normal multiplier For 2 bit multiplication No. of multiplications : 4 No. of additions :2 For 3 bit multiplication No. of multiplications : 9 No. of additions :7 For 4 bit multiplication No. of multiplications : 16 No. of additions :15 For 8 bit multiplication No. of multiplications : 64 No. of additions :77 Vedic multiplier For 2 bit multiplication No. of multiplications : 4 No. of additions :1 For 3 bit multiplication No. of multiplications : 9 No. of additions :5 For 4 bit multiplication No. of multiplications : 16 No. of additions :9 For 8 bit multiplication No. of multiplications : 64 No. of additions :53 Example Adder Step1: Multiplication of 1234 and 2116 4x6=24, 2, Sthe carry is placed below the second digit Step2: (3x6) + (4x1) = 22. 2, the carry is placed below the third digit. Step3: (2x6) + (4x1) + (3x1) = 19. 1, the carry is placed below the fourth digit. Step4: (1x6) + (2x4) + (2x1) + (3x1) = 19. below the fifth digit. Step5: 2 5 9 9 9 2 0 0 1 1 2 2 4 2 6 1 1 1 4 4 The carry 1 is placed Volume: 02 Issue: 11 Nov-2013, Available @ http://www.ijret.org 657

(1x1) + (3x2) + (2x1) = 9. sixth digit. Step6: The carry 0 is placed below the 6.2. Linear Convolution for Short Duration Sequence (1x1) + (2x2) = 5. The carry 0 is placed below seventh digit. Step7: (1x 2)=2. 6. SIMULATION RESULTS 6.1. Circular Convolution Fig. 3 Linear convolution for short duration sequence Here input sequence is x(n)= [x3,x2,x1,x0] Impulse sequence is h(n)= [h3,h2,h1,h0] In this each value is of 4 bit length. The given inputs are x(n)= [ 1, 2, 3, 4 ] Impulse sequence is h(n)= [2, 3, 4, 5 ] Output in hexadecimal format is(each of 8 bit length) Y(n)= [8 h 14,8 1f,8 22,8 h1e,8 h 10,8 h 07,8 h02 ] 6.3. Linear Convolution for Long Duration Sequence Overlap-Add Method Fig. 2 Circular convolution output Here input sequence is a(n)= [a3,a2,a1,a0] Impulse sequence is b(n)= [b3,b2,b1,b0] In this each value is of 4 bit length. The given inputs are a(n)= [ 1, 2, 3, 4 ] Impulse sequence is b(n)= [1, 1, 1, 0 ] Output in hexadecimal format is (Each of 8 bit length) Y(n)= [8 h 06,8 h06,8 h04,8 h05 ] Fig. 4 Linear convolution for long duration sequence Overlap- Add method Volume: 02 Issue: 11 Nov-2013, Available @ http://www.ijret.org 658

Here, convolution is applied between sequences of lengths 12 and 2 respectively. Input sequence x(n)= [ i0,i1,i2,i3,i4,i5,i6,i7,i8,i9,i10,i11 ] Impulse sequence h(n)= [ h0,h1 ] Convolved sequence y(n)= [g0,g1,g2,g3,g4,g5,g6,g7,g8,g9, g10,g11,g12 ] The example taken here is x(n)= [ 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12] (Decimal format) h(n)= [4,5 ] (Decimal format) y(n)= [8 h 3C,8 h67,8 h5e,8 h55,8 h4c,8 h43,8 h3a,8 h31, 8 h28,8 h1f,8 h16,8 h0d,8 h04 ] 6.4. Linear Convolution for Long Duration Sequence Overlap- Save Method Fig. 5 Linear convolution for long duration sequence Overlap- Save method Here, convolution is applied between sequences of lengths 12 and 2 respectively. Input sequence x(n)= [ i0,i1,i2,i3,i4,i5,i6,i7,i8,i9,i10,i11 ] Impulse sequence h(n)= [ h0,h1 ] Convolved sequence y(n)= [g0,g1,g2,g3,g4,g5,g6,g7,g8,g9, g10,g11,g12 ] The example taken here is x(n)= [ 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12] (Decimal format) h(n)= [4,5 ] (Decimal format) y(n)= [8 h 3C,8 h67,8 h5e,8 h55,8 h4c,8 h43,8 h3a,8 h31, 8 h28,8 h1f,8 h16,8 h0d,8 h04 ] CONCLUSIONS Circular and Linear convolution of discrete finite and infinite length sequences are performed using carry save multiplier based on Vedic multiplication. The multiplier proposed in this paper, using Vedic mathematics results in high computation speed and minimum critical path, which results in less delay, when compared to normal multiplier. Speed can be further optimized by high performance adders. REFERENCES [1] M.Bharathi, D.Leela Rani, & S.Varadrajan High speed carry save multiplier based linear convolution using Vedi mathematics, International journal of computer and techonolgy, volume 4,no.2, March- April 2013.ISSN no.277-3061. [2] Jan M. Rabaey, Anantha Chandrasasan Borivoje Nikdic,2003, Digital Integrated Circuits-A Design perspective, Prentice-Hall. [3] Purushotam D. Chidgupkar and Mangesh T. Karad, 2004, The Implementation of vedic Algorithms in Digital Signal Processing, Global J. of Engng. Educ., Vol.8, No.2, UICEE Published in Australia. [4] J.G. Proakis and D.G. Monalkies,1988, Digital Signal Processing. Macmillian. [5] A.V. Oppenheim and R. Schafer, 1975, Discrete-Time Signal Processing Englewood Cliffs, NJ:Prentice-Hall. [6] Asmita Haveliya, Kamlesh Kumar Singh,2011, A Novel Approach For High Speed Block Convolution Algorithm, proc. Of the International Conference on Advanced Computing and Vommunication Technologies (ACCT). [7] Jagadguru Swami Sri Bharati Krishna Tirthji Maharaja,1986, Vedic Mathematics, Motilal Banarsidas, Varanasi, India. [8] Human Tharafu M.C. Jayalaxmi. H. Renuka R.K., Ravishankar. M.,2007, A. high speed block convolution using Ancient Indian Vedic Mathematics, IEEE International conference on computational intelligence and multimedia applications. [9] A.P. Nicholas, K.R Willaiams, J. Pickles, 2003, Vertically and Crosswise applications of the Vedic Mathematics Sutra, Motilal Banarsidass Publishers, Delhi. Volume: 02 Issue: 11 Nov-2013, Available @ http://www.ijret.org 659

BIOGRAPHIES: Ms. M. Bharathi, M.tech, is currently working as an Assistant Professor in ECE department of Sree Vidyanikethan Engineering College, Tirupati. She has completed M.tech in VLSI Design, in Satyabhama University. Her research areas are Digital System Design, VLSI Signal Processing. Ms. D.Leela Rani received the M.Tech. Degree from Sri Venkateswara University, Tirupati. She is currently working towards the Ph.D. degree in the Department of Electronics and communication Engineering, SVU College of Engineering,Tirupati. Currently she is working as an Associate professor in Sree Vidyanikethan Engineering College (Autonomous). Her research areas include, Atmospheric Radar Signal Processing and VLSI Signal Processing. Volume: 02 Issue: 11 Nov-2013, Available @ http://www.ijret.org 660