Analysis and Design of Analog Integrated Circuits Lecture 14. Noise Spectral Analysis for Circuit Elements

Similar documents
6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Fundamentals of Noise

Lecture 14: Electrical Noise

MOS Transistor Properties Review

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Transistor Noise Lecture 14, High Speed Devices

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Device Models (PN Diode, MOSFET )

7 The Waveform Channel

ECE 342 Electronic Circuits. 3. MOS Transistors

Lecture 12: MOSFET Devices

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

ELEN 610 Data Converters

Lecture 4: CMOS Transistor Theory

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

ECE-340, Spring 2015 Review Questions

6.012 Electronic Devices and Circuits Spring 2005

Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions

2A1H Time-Frequency Analysis II

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

Microelectronics Part 1: Main CMOS circuits design rules

Workshop WMB. Noise Modeling

Transistor Noise Lecture 10 High Speed Devices

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Lecture Notes 7 Stationary Random Processes. Strict-Sense and Wide-Sense Stationarity. Autocorrelation Function of a Stationary Process

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

MOSFET: Introduction

2A1H Time-Frequency Analysis II Bugs/queries to HT 2011 For hints and answers visit dwm/courses/2tf

Lecture 3: CMOS Transistor Theory

Lecture 28 Field-Effect Transistors

Device Models (PN Diode, MOSFET )

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

ECE 546 Lecture 10 MOS Transistors

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

ECE 546 Lecture 11 MOS Amplifiers

ECE Homework Set 3

University of Toronto. Final Exam

ECE 450 Homework #3. 1. Given the joint density function f XY (x,y) = 0.5 1<x<2, 2<y< <x<4, 2<y<3 0 else

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

SRI VIDYA COLLEGE OF ENGINEERING AND TECHNOLOGY UNIT 3 RANDOM PROCESS TWO MARK QUESTIONS

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

P 1.5 X 4.5 / X 2 and (iii) The smallest value of n for

Integrated Circuits & Systems

MOS Transistor I-V Characteristics and Parasitics

Chapter 13 Small-Signal Modeling and Linear Amplification

EE 560 MOS TRANSISTOR THEORY

Studio 3 Review MOSFET as current source Small V DS : Resistor (value controlled by V GS ) Large V DS : Current source (value controlled by V GS )

Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

MOSFET Physics: The Long Channel Approximation

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

DC and Transient Responses (i.e. delay) (some comments on power too!)

7.7 The Schottky Formula for Shot Noise

in Electronic Devices and Circuits

EE105 - Fall 2006 Microelectronic Devices and Circuits

pickup from external sources unwanted feedback RF interference from system or elsewhere, power supply fluctuations ground currents

ELEG 3143 Probability & Stochastic Process Ch. 6 Stochastic Process

Fig 1: Stationary and Non Stationary Time Series

Practice 3: Semiconductors

EECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i-

MOS Transistor Theory

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -

Chapter 4 Field-Effect Transistors

Name of the Student: Problems on Discrete & Continuous R.Vs

3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Design of Analog Integrated Circuits

Thermal noise in field-effect devices

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Stochastic Processes

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1

RFIC2017 MO2B-2. A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations

The Devices: MOS Transistors

for valid PSD. PART B (Answer all five units, 5 X 10 = 50 Marks) UNIT I

UCSD ECE153 Handout #40 Prof. Young-Han Kim Thursday, May 29, Homework Set #8 Due: Thursday, June 5, 2011

Introduction and Background

ECE315 / ECE515 Lecture-2 Date:

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Electronics and Communication Exercise 1

High Speed Communication Circuits and Systems Lecture 4 Generalized Reflection Coefficient, Smith Chart, Integrated Passive Components

EE382M-14 CMOS Analog Integrated Circuit Design

Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER

Lecture 11: MOS Transistor

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

6.012 Electronic Devices and Circuits

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2

Chapter 6. Random Processes

Fundamentals of Digital Commun. Ch. 4: Random Variables and Random Processes

Transcription:

Analysis and Design of Analog Integrated Circuits Lecture 14 Noise Spectral Analysis for Circuit Elements Michael H. Perrott March 18, 01 Copyright 01 by Michael H. Perrott All rights reserved.

Recall Frequency Domain View of Random Process It is valid to take the FFT of a sequence from a given trial However, notice that the FFT result changes across trials - Fourier Transform of a random process is undefined! - We need a new tool called spectral analysis noise[n] (Trial 1) noise[n] (Trial ) noise[n] (Trial 3) n n n Magnitude of fft of noise[n] (Trial 1) λ -0.5 0 0.5 Magnitude of fft of noise[n] (Trial ) λ -0.5 0 0.5 Magnitude of fft of noise[n] (Trial 3) λ -0.5 0 0.5

Expectation of a Random Variable The expectation of random variable y is defined as - We see that: E(y) = E(y) = E((y μ y ) )= Z Z Z yf y (y)dy yf y (y)dy = μ y - In the case where y = 0 (i.e., the mean of y is 0) E(y )=E((y μ y ) )=σ y (y μ y ) f y (y)dy = σ y E(y ) is called the second moment of random variable y 3

Independence of Random Variables Consider two random variables x and y - x and y are said to be independent if and only if Where f(x,y) is the joint probability distribution of x and y - which implies E(xy) = Z f(x, y) =f(x)f(y) xyf(x, y)dxdy = Z xf(x)dx Z yf(x)dy E(xy) =E(x)E(y) The above relationship is also true under a less strict condition called linear independence If x and y are zero mean, then E(xy) = 0 implies that x and y are uncorrelated 4

Autocorrelation and Spectral Density (Discrete-Time) Assume a zero mean, stationary random process x[n]: - The autocorrelation of x[n] is defined as: Note that: R xx [m] =E(x[n] x[n + m]) R xx [0] = E(x [n]) = σ x - The power spectral density of random process x[n] is defined as S x (λ) = X m= R xx [m]e jπλm Note that = ft, where f is frequency (in Hz) and T is the sample period of the process (in units of seconds) Power spectral density of x[n] is essentially the (Discrete- Time) Fourier Transform of the autocorrelation of x[n] 5

Implications of Independence (Discrete-Time) If the samples of a zero mean random process, x[n], are independent of each other, this implies R xx [m] =E(x[n]x[n + m]) ½ E(x = [n]) = σx, m =0 E(x[n])E(x[n + m]) = 0, m 6= 0 The corresponding power spectral density is then calculated as X S x (λ) = R xx [m]e jπλm = σx m= - This is a known as a white random process, whose spectral density is flat across all frequencies 6

Understanding White Random Processes noise[n] (Trial = 1) Histogram of 100 samples Independence between samples implies that previous samples provide no benefit in trying to predict the value of the current sample For Gaussian white processes, the best we can do is use the Gaussian PDF to determine the probability of a sample being within a given range - Variance of the process is a n Histogram of 1,000 samples Histogram of 10,000 samples Histogram of 1,000,000 samples sample value sample value sample value sample value key parameter 7

Spectral Density of a White Process (Discrete-Time) noise[n] (Trial 1) Magnitude of fft of noise[n] (Trial 1) n λ -0.5 0 0.5 Spectral Density of noise[n] σ x λ -0.5 0 0.5 The spectral density of a white process is well defined - This is in contrast to the FFT of a white process, which varies between different trials of the process - Note that the spectral density is double-sided since it is based on the Fourier Transform (which is defined for both positive and negative frequencies) 8

Autocorrelation and Spectral Density (Continuous-Time) Assume a zero mean, stationary random process x(t): - The autocorrelation of x(t) is defined as: Note that R xx (τ) =E(x(t) x(t + τ)) R xx (0) = E(x (t)) = σ x - The power spectral density of random process x(t) is defined as S x (f) = Z τ= R xx (τ)e jπfτ dτ Again, the power spectral density corresponds to the Fourier Transform of the autocorrelation function of the random process x(t) 9

White Random Process (Continuous-Time) Assume a zero mean, stationary random process x(t): - Assuming that the samples of a random process, x(t), are independent of each other, this implies R xx (τ) =E(x(t)x(t + τ)) = N o δ(t) Where (t) is known as the delta function with properties: δ(t) =0 fort 6= 0, - The power spectral density of x(t) is then: S x (f) = Z τ= Z δ(t)dt =1 R xx (τ)e jπfτ dτ = N o As with a discrete-time white process, a continuous-time white process has flat spectral density across all frequencies Note that the variance of a white process is actually infinite Practical white noise is bandlimited and has finite variance 10

Spectral Density of a White Process (Continuous-Time) Noise(t) (Trial 1) Spectral Density of Noise(t) 0 t N o 0 f As with a discrete-time, white process, the spectral density of a continuous-time, white process is well defined - It is flat with frequency - For analog circuits, units of N o are V /Hz or A /Hz - It is double-sided, meaning that it is defined for both positive and negative frequencies 11

Spectral Density Calculations Involving Filtering S x (f) S y (f) N o x(t) H(s) y(t) 4N o 0 f H(f) -f -f 1 0 f 1 f f -f -f 1 0 f 1 f Assuming an input random process x(t) is fed into a linear, time-invariant filter H(s), the resulting power spectral density of the output random process y(t) is calculated as: S y (f) = H(f) S x (f) - Note that filtering a white random process leads to a new random process that is no longer white The output spectral density is no longer flat across frequency f Different output samples in time are no longer independent 1

Spectral Density Calculations Involving Power S x (f) S y (f) N o x(t) H(s) y(t) 4N o 0 f H(f) -f -f 1 0 f 1 f f The power (i.e., variance) of a zero mean random process corresponds to the integration of its power spectral density P y = σ y = R yy (0) = -f -f 1 Z 0 f 1 f S y (f)df = - Note that we can consider the power in certain frequency bands by changing the value of f 1 and f - In the above example: f Z f1 f P y =4N o (f f 1 ) S y (f)+ Z f f 1 S y (f) 13

Double-Sided Versus Single-Sided Spectral Densities S x (f) S y (f) N o x(t) H(s) y(t) 8N o 0 f H(f) 0 f 1 f f It turns out that power spectral densities are always symmetric about positive and negative frequencies Single-sided spectral densities offer a short cut in which only the positive frequencies are drawn - In order to conserve power, the spectral density magnitude is doubled - For the above example: 0 f 1 f f P y =8N o (f f 1 ) We will use only single-sided spectral densities in this class 14

Noise in Resistors Corresponds to white noise (i.e., thermal noise) in terms of either voltage or current R v n R i n v n =4kTR f i n =4kT 1 R f - Circuit designers like to use the above notation in which v n n and i n i n represent power in a given bandwidth f in units of Volts or Amps, respectively k =1.38 10 3 J/K - k is Boltzmann s constant: - T is temperature (in Kelvins) Usually assume room temperature of 7 degrees Celsius T =300K 15

Noise In Inductors and Capacitors Ideal capacitors and inductors have no noise! C L In practice, however, they will have parasitic resistance - Induces noise - Parameterized by adding resistances in parallel/series with inductor/capacitor Include parasitic resistor noise sources 16

Noise in CMOS Transistors (Assumed in Saturation) G I D D Transistor Noise Sources Drain Noise (Thermal and 1/f) S Gate Noise (Induced and Routing Parasitic) Modeling of noise in transistors includes several noise sources - Drain noise Thermal and 1/f influenced by transistor size and bias - Gate noise Induced from channel influenced by transistor size and bias Caused by routing resistance to gate (including resistance of polysilicon gate) Can be made negligible with proper layout such as fingering of devices We will ignore gate noise in this class 17

Drain Noise Thermal (Assume Device in Saturation) i nd V GS G V D >ΔV S D Thermally agitated carriers in the channel cause a randomly varying current =4kTγg dso f th i nd - is called excess noise factor = /3 in long channel = to 3 (or higher!) in short channel MOS devices - g dso will be discussed shortly i nd Δf 4kTγg dso (Note: g dso = g m /α) f 18

Drain Noise 1/f (Assume Device in Saturation) i nd V GS G V D >ΔV S D Traps at channel/oxide interface randomly capture/release carriers i nd Δf - Parameterized by K f K f provided by fab Sometimes K f of PMOS << K f of NMOS due to buried channel 4kTγg dso - To minimize: want large area (high WL) drain 1/f noise 1/f noise corner frequency drain thermal noise f 19

Drain-Source Conductance: g dso g dso is defined as channel resistance with V ds =0 - Transistor in triode, so that dv ds g dso = di d Vds =0 = μ n C ox W L (V gs V T ) - Ideally equals g m, but effects such as velocity saturation can cause g dso to be different than g m 0

Plot of g m and g ds versus V gs for 0.18 NMOS Device 4 Transconductances g m and g do versus Gate Voltage V gs I d 3.5 V gs M 1 W L = 1.8μ 0.18μ Transconductance (milliamps/volts) 3.5 1.5 1 g dso g d0 =μ n C ox W/L(V gs -V T ) g m (simulated in Hspice) 0.5 0 0.4 0.6 0.8 1 1. 1.4 1.6 1.8 Gate Voltage V gs (Volts) For V gs bias voltages around 1. V: α = g m 1 g dso 1

Plot of g m and g ds versus I dens for 0.18 NMOS Device Transconductances g m and g do versus Current Density 4 I d 3.5 V gs M 1 W L = 1.8μ 0.18μ Transconductance (milliamps/volts) 3.5 1.5 1 0.5 g dso g d0 =μ n C ox W/L(V gs -V T ) g m (simulated in Hspice) 0 0 100 00 300 400 500 600 700 Current Density (microamps/micron)

Key Noise Sources for Noise Analysis v ng =4kTR G f v nd R D v nd =4kTR D f R G v ng v gs C gs g m v gs g mb v s r o i nd I R D D R G V out v s v ns v ns =4kTR S f V in R S R S Transistor drain noise: i nd =4kTγg dso f + K f f Thermal noise g m WLC ox 1/f noise f 3

Useful References on MOSFET Noise B. Wang et. al., MOSFET Thermal Noise Modeling for Analog Integrated Circuits, JSSC, July 1994 Jung-Suk Goo, High Frequency Noise in CMOS Low Noise Amplifiers, PhD Thesis, Stanford University, August 001 - http://www-tcad.stanford.edu/tcad/pubs/theses/goo.pdf Jung-Suk Goo et. al., The Equivalence of van der Ziel and BSIM4 Models in Modeling the Induced Gate Noise of MOSFETS, IEDM 000, 35..1-35..4 Todd Sepke, Investigation of Noise Sources in Scaled CMOS Field-Effect Transistors, MS Thesis, MIT, June 00 - http://www-mtl.mit.edu/wpmu/sodini/theses/ 4

Input Referral of Noise V in K V out V in K V out v ns 1 K v ns It is often convenient to input refer the impact of noise when performing noise analysis in circuits - To justify the above, recall that filtering a random process x(t) leads to an output random process y(t) such that S y (f) = H(f) S x (f) For the case where H(f) = K (i.e., a simple gain factor): S y (f) = K S x (f) S x (f) = 1 K S y(f) 5

Example: Common Source Amplifier v nd R D Input-refer the noise sources (apply superposition) R D V out V out i nd V in V in 1 g m i nd 1 ((R D r o )g m ) v nd Note that we will always assume that different circuit elements produce uncorrelated noise Can directly add the voltage noise sources (in power, not voltage) if they are uncorrelated V in 1 g m i nd 1 ((R D r o )g m ) v nd R D V out 6

Summary Power spectral density provides a rigorous approach to describing the frequency domain behavior of the ensemble behavior of stationary, ergodic (zero mean) random processes - Key concepts: Expectation, Autocorrelation, Fourier Transform, Correlation, Filtering Circuit designers like the following notation - Single-sided rather than double-sided spectra - Voltage and current noise power denoted as and v n i n Key noise properties of circuit elements - Resistor: thermal noise (white noise) - MOS transistor: thermal + 1/f noise Useful analysis tool: input referral of noise sources - Assumption of uncorrelated noise from different elements allows their power (i.e., variance) to be added 7