Standard & Canonical Forms

Similar documents
Algebraic Methods for the Analysis and Synthesis

ALGEBRA REVIEW. MULTINOMIAL An algebraic expression consisting of more than one term.

Digital Logic Design. Combinational Logic

Last Name Student Number. Last Name Student Number [5] Q1. Circuit analysis. [2] (a) For the following circuit, give the truth table.

Unit 2 Boolean Algebra

COE 202: Digital Logic Design Combinational Logic Part 2. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Signals and Systems Digital Logic System

Chapter 2 : Boolean Algebra and Logic Gates

EEE130 Digital Electronics I Lecture #4

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

ECE 238L Boolean Algebra - Part I

Functions. Computers take inputs and produce outputs, just like functions in math! Mathematical functions can be expressed in two ways:

This form sometimes used in logic circuit, example:

Chapter 2: Switching Algebra and Logic Circuits

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Standard Expression Forms

CHAPTER 2 BOOLEAN ALGEBRA

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Standard & Canonical Forms

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

DIGITAL CIRCUIT LOGIC BOOLEAN ALGEBRA

Chapter 4 BOOLEAN ALGEBRA AND THEOREMS, MINI TERMS AND MAX TERMS

Midterm1 Review. Jan 24 Armita

Lecture 4: More Boolean Algebra

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

DIGITAL CIRCUIT LOGIC BOOLEAN ALGEBRA (CONT.)

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept.

Boolean Algebra and Logic Simplification

2009 Spring CS211 Digital Systems & Lab CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS

CHAPTER III BOOLEAN ALGEBRA

Computer Organization I

CPE100: Digital Logic Design I

Unit 2 Boolean Algebra

Chapter 2 (Lect 2) Canonical and Standard Forms. Standard Form. Other Logic Operators Logic Gates. Sum of Minterms Product of Maxterms

Administrative Notes. Chapter 2 <9>

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

XOR - XNOR Gates. The graphic symbol and truth table of XOR gate is shown in the figure.

Combinational Logic Fundamentals

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

CHAPTER III BOOLEAN ALGEBRA

Computer Organization I. Lecture 13: Design of Combinational Logic Circuits

Chapter 2 Boolean Algebra and Logic Gates

Digital Logic Design ENEE x. Lecture 12

Unit 2 Session - 6 Combinational Logic Circuits

For smaller NRE cost For faster time to market For smaller high-volume manufacturing cost For higher performance

ELCT201: DIGITAL LOGIC DESIGN

Chapter 2 Combinational Logic Circuits

UNIVERSITI TENAGA NASIONAL. College of Information Technology

Boolean Algebra. Boolean Variables, Functions. NOT operation. AND operation. AND operation (cont). OR operation

Logic Gate Level. Part 2

Slide Set 3. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

MC9211 Computer Organization

In Module 3, we have learned about Exclusive OR (XOR) gate. Boolean Expression AB + A B = Y also A B = Y. Logic Gate. Truth table

Boolean Algebra, Gates and Circuits

ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2

CprE 281: Digital Logic

Binary Logic and Gates. Our objective is to learn how to design digital circuits.

Digital Circuit And Logic Design I. Lecture 3

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

Feature Extraction Techniques

Chapter 2 Boolean Algebra and Logic Gates

Boolean Algebra & Logic Gates. By : Ali Mustafa

Chapter 2 Combinational Logic Circuits

CSE20: Discrete Mathematics for Computer Science. Lecture Unit 2: Boolan Functions, Logic Circuits, and Implication

Pattern Recognition and Machine Learning. Learning and Evaluation for Pattern Recognition

Chapter-2 BOOLEAN ALGEBRA

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Multiplexers

Chapter 2 Combinational Logic Circuits

Chapter 4: Combinational Logic Solutions to Problems: [1, 5, 9, 12, 19, 23, 30, 33]

Combinational Logic. Review of Combinational Logic 1

Gate-Level Minimization

Digital Logic Design. Malik Najmus Siraj

Lecture 2 Review on Digital Logic (Part 1)

Z = F(X) Combinational circuit. A combinational circuit can be specified either by a truth table. Truth Table

Chapter 3 Combinational Logic Design

Archivum Mathematicum

Digital Logic. Lecture 5 - Chapter 2. Outline. Other Logic Gates and their uses. Other Logic Operations. CS 2420 Husain Gholoom - lecturer Page 1

Chapter 2. Boolean Algebra and Logic Gates

Circuits & Boolean algebra.

7.1. Unit 7. Minterm and Canonical Sums 2- and 3-Variable Boolean Algebra Theorems DeMorgan's Theorem Simplification using Boolean Algebra

Binary logic consists of binary variables and logical operations. The variables are

Closed-form evaluations of Fibonacci Lucas reciprocal sums with three factors

Uniform Approximation and Bernstein Polynomials with Coefficients in the Unit Interval

Binary Logic and Gates

Unit 9. Multiplexers, Decoders, and Programmable Logic Devices

SOLVING LITERAL EQUATIONS. Bundle 1: Safety & Process Skills

Combinational Logic Circuits Part II -Theoretical Foundations

Logic Design. Chapter 2: Introduction to Logic Circuits

Combinatorial Logic Design Principles

Discrete Mathematics. CS204: Spring, Jong C. Park Computer Science Department KAIST

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

Mark Redekopp, All rights reserved. Lecture 5 Slides. Canonical Sums and Products (Minterms and Maxterms) 2-3 Variable Theorems DeMorgan s Theorem

CS 226: Digital Logic Design

EXPERIMENT #4: SIMPLIFICATION OF BOOLEAN FUNCTIONS

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 1 Gate Circuits and Boolean Equations

Spiral 1 / Unit 5. Karnaugh Maps

Topic 5a Introduction to Curve Fitting & Linear Regression

DIGITAL CIRCUIT LOGIC BOOLEAN ALGEBRA

Polygonal Designs: Existence and Construction

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

Transcription:

Standard & Canonical Fors CHAPTER OBJECTIVES Learn Binary Logic and BOOLEAN AlgebraLearn How to ap a Boolean Expression into Logic Circuit Ipleentation Learn How To anipulate Boolean Expressions and Siplify TheLesson OjectivesLearn how to derive a Boolean expression of a function defined by its truth table. The derived expressions ay be in one of two possible standard fors: The Su of in-ters or the Product of ax-ters. 2. Learn how to ap these expressions into logic circuit ipleentations (2- Level Ipleentations). inters Consider a syste of 3 input signals (variables) x, y, & z. A ter which ANDs all input variables, either in the true or copleent for, is called a inter. Thus, the considered 3-input syste has 8 inters, naely: x y z, x y z, x y z, x y z, x y z, x y z, x y z & x y z Each inter equals 1 at exactly one particular input cobination and is equal to 0 at all other cobinations Thus, for exaple, x y z is always equal to 0 except for the input cobination xyz = 000, where it is equal to 1. Accordingly, the inter x y z is referred to as 0. In general, inters are designated i, where i corresponds the input cobination at which this inter is equal to 1.

For the 3-input syste under consideration, the nuber of possible input cobinations is 2 3, or 8. This eans that the syste has a total of 8 inters as follows: 0 = x y z =1 IFF xyz = 000, otherwise it equals 0 1 = 2 = x yz =1 IFF xyz = 001, otherwise it equals 0 x yz =1 IFF xyz = 010, otherwise it equals 0 3 = 4 = 5 = x yz =1 IFF xyz = 011, otherwise it equals 0 x y z =1 IFF xyz = 100, otherwise it equals 0 x yz =1 IFF xyz = 101, otherwise it equals 0 6 = xy z =1 IFF xyz = 110, otherwise it equals 0 7 = xyz =1 IFF xyz = 111, otherwise it equals 0 In general, For n-input variables, the nuber of inters = the total nuber of possible input cobinations = 2 n. A inter = 0 at all input cobinations except one where the inter = 1. axters Consider a circuit of 3 input signals (variables) x, y, & z. A ter which ORs all input variables, either in the true or copleent for, is called a axter. With 3-input variables, the syste under consideration has a total of 8 axters, naely: ( x + y + z),( x + y + z),( x + y + z),( x + y + z), ( x + y + z),( x + y + z), ( x + y + z)&( x + y + z ) Each axter equals 0 at exactly one of the 8 possible input cobinations and is equal to 1 at all other cobinations. For exaple, ( x + y + z) equals 1 at all input cobinations except for the cobination xyz = 000, where it is equal to 0. Accordingly, the axter ( x + y + z) is referred to as 0. In general, axters are designated i, where i corresponds to the input cobination at which this axter is equal to 0.

For the 3-input syste, the nuber of possible input cobinations is 2 3, or 8. This eans that the syste has a total of 8 axters as follows: 0 = ( x + y + z) =0 IFF xyz = 000, otherwise it equals 1 1 = ( x + y + z) = 0 IFF xyz = 001, otherwise it equals 1 2 = ( x + y + z) = 0 IFF xyz = 010, otherwise it equals 1 3 = ( x + y + z) = 0 IFF xyz = 011, otherwise it equals 1 4 = ( x + y + z) = 0 IFF xyz = 100, otherwise it equals 1 5 = ( x + y + z) = 0 IFF xyz = 101, otherwise it equals 1 6 = ( x + y + z) = 0 IFF xyz = 110, otherwise it equals 1 7 = ( x + y + z ) = 0 IFF xyz = 111, otherwise it equals 1 In general, For n-input variables, the nuber of axters = the total nuber of possible input cobinations = 2 n. A axter = 1 at all input cobinations except one where the axter = 0. Iprtant Result Using De-organ s theore, or truth tables, it can be easily shown that: i = i i =0, 1, 2,...,( 2 1) Expressing Functions as a Su of inters and Product of axters Exaple: Consider the function F defined by the shown truth table n x y z F Now let s rewrite the table, with few added coluns. A colun i indicating the input cobination Four coluns of inters 2, 4, 5 and 7 One last colun OR-ing the above inters ( 2 + 4 + 5 + 7 ) 0 0 0 0 0 0 1 0 0 1 0 1 0 1 1 0 1 0 0 1 1 0 1 1 1 1 0 0 1 1 1 1

i x y z F 2 4 5 7 2 + 4 + 5 + 7 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 2 0 1 0 1 1 0 0 0 1 3 0 1 1 0 0 0 0 0 0 4 1 0 0 1 0 1 0 0 1 5 1 0 1 1 0 0 1 0 1 6 1 1 0 0 0 0 0 0 0 7 1 1 1 1 0 0 0 1 1 Fro this table, we can clearly see that F = 2 + 4 + 5 + 7 This is logical since F = 1, only at input cobinations i= 2, 4, 5 and 7 Thus, by ORing inter 2 (which has a value of 1 only at input cobination i= 2) with inter 4 (which has a value of 1 only at input cobination i= 4) with inter 5 (which has a value of 1 only at input cobination i= 5) with inter 7 (which has a value of 1 only at input cobination i= 7) the resulting function will equal F. In general, Any function can be expressed by OR-ing all inters ( i ) corresponding to input cobinations (i) at which the function has a value of 1. The resulting expression is coonly referred to as the SU of inters and is typically expressed as F = (2, 4, 5, 7), where indicates OR-ing of the indicated inters. Thus, F = (2, 4, 5, 7) = ( 2 + 4 + 5 + 7 ) Exaple: Consider the function F of the previous exaple. We will, first, derive the su of inters expression for the copleent function F`. The truth table of F` shows that F` equals 1 at i = 0, 1, 3 and 6, then, F` = 0 + 1 + 3 + 6, i.e F` = (0, 1, 3, 6), (1) F = (2, 4, 5, 7) (2) Obviously, the su of inters expression of F` contains all inters that do not appear in the su of inters expression of F. i x y z F F` 0 0 0 0 0 1 1 0 0 1 0 1 2 0 1 0 1 0 3 0 1 1 0 1 4 1 0 0 1 0 5 1 0 1 1 0 6 1 1 0 0 1 7 1 1 1 1 0

Using De-organ theore on equation (2), ( 2 + 4 + 5+ 7) = 2. 4. 5. 7 2. 4. 5. 7 F = = This for is designated as the Product of axters and is expressed using the sybol, which is used to designate product in regular algebra, but is used to designate AND-ing in Boolean algebra. Thus, F` = (2, 4, 5, 7) = 2. 4. 5. 7 (3) Fro equations (1) and (3) we get, F` = (0, 1, 3, 6) = (2, 4, 5, 7) In general, any function can be expressed both as a su of inters and as a product of axters. Consider the derivation of F back fro F` given in equation (3): F = F = + + + =... =.. 0 1 3 6. 0 1 3 6 0 1 3 6 F = (2, 4, 5, 7) = (0, 1, 3, 6) F` = (2, 4, 5, 7) = (0, 1, 3, 6) Conclusions: Any function can be expressed both as a su of inters ( i ) and as a product of axters. The product of axters expression ( j ) expression of F contains all axters j ( j i) that do not appear in the su of inters expression of F. The su of inters expression of F` contains all inters that do not appear in the su of inters expression of F. This is true for all copleentary functions. Thus, each of the 2 n inters will appear either in the su of inters expression of F or the su of inters expression of F but not both. The product of axters expression of F` contains all axters that do not appear in the product of axters expression of F. This is true for all copleentary functions. Thus, each of the 2 n axters will appear either in the product of axters expression of F or the product of axters expression of F but not both.

Exaple: Given that F (a, b, c, d) = (0, 1, 2, 4, 5, 7), derive the product of axters expression of F and the 2 standard for expressions of F`. Since the syste has 4 input variables (a, b, c & d) The nuber of inters and axters = 2 4 = 16 F (a, b, c, d) = (0, 1, 2, 4, 5, 7) 1. List all axters in the Product of axters expression F = (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15). F = (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15). 2. Cross out axters corresponding to input cobinations of the inters appearing in the su of inters expression F = (3, 6, 8, 9, 10, 11, 12, 13, 14, 15). Siilarly, obtain both canonical for expressions for F` F` = (3, 6, 8, 9, 10, 11, 12, 13, 14, 15). F` = (0, 1, 2, 4, 5, 7)

Canonical Fors: The su of inters and the product of axters fors of Boolean expressions are known as the canonical fors القانونية) (الصيغ of a function. Standard Fors: A product ter is a ter with ANDed literals *. Thus, AB, A B, A CD are all product ters. A inter is a special case of a product ter where all input variables appear in the product ter either in the true or copleent for. A su ter is a ter with ORed literals *. Thus, (A+B), (A +B), (A +C+D) are all su ters. A axter is a special case of a su ter where all input variables, either in the true or copleent for, are ORed together. Boolean functions can generally be expressed in the for of a Su of Products (SOP) or in the for of a Product of Sus (POS). The su of inters for is a special case of the SOP for where all product ters are inters. The product of axters for is a special case of the POS for where all su ters are axters. The SOP and POS fors are Standard fors for representing Boolean functions. * A Boolean variable in the true or copleent fors

Two-Level Ipleentations of Standard Fors Su of Products Expression (SOP): Any SOP expression can be ipleented in 2-levels of gates. The first level consists of a nuber of AND gates which equals the nuber of product ters in the expression. Each AND gate ipleents one of the product ters in the expression. The second level consists of a SINGLE OR gate whose nuber of inputs equals the nuber of product ters in the expression. Exaple Ipleent the following SOP function F = X + Y` + X`Y Level 1 X Level 2 Y` F X` Y Two-Level Ipleentation (F = X + Y` + X`Y ) Level-1: AND-Gates ; Level-2: One OR-Gate

Product of Sus Expression (POS): Any POS expression can be ipleented in 2-levels of gates The first level consists of a nuber of OR gates which equals the nuber of su ters in the expression, each gate ipleents one of the su ters in the expression. The second level consists of a SINGLE AND gate whose nuber of inputs equals the nuber of su ters. Exaple Ipleent the following SOP function F = (X+ )(Y`+)(X`+Y+ ) Level 1 X Level 2 Y` F X` Y Two-Level Ipleentation {F = (X+ )(Y`+)(X`+Y+ )} Level-1: OR-Gates ; Level-2: One AND-Gate