ECEN474: (Analog) VLSI Circuit Design Fall 2012

Similar documents
EE415/515 Fundamentals of Semiconductor Devices Fall 2012

High Speed, Low Power Current Comparators with Hysteresis

ECEN326: Electronic Circuits Fall 2017

EE 435 Lecture 13. Cascaded Amplifiers. -- Two-Stage Op Amp Design

ECEN326: Electronic Circuits Fall 2017

Chapter 11 Frequency Response. EE105 - Spring 2007 Microelectronic Devices and Circuits. High Frequency Roll-off of Amplifier. Gain Roll-off Thru C L

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

ECEN 326 Electronic Circuits

EE 435. Lecture 10: Current Mirror Op Amps

Lecture 21. REMINDERS Review session: Fri.11/9,3 5PMin306Soda in 306 (HP Auditorium) Midterm #2 (Thursday 11/15, 3:30 5PM in Sibley Auditorium)

ECEN474/704: (Analog) VLSI Circuit Design Spring 2016

Example: High-frequency response of a follower

Answer: 1(A); 2(C); 3(A); 4(D); 5(B); 6(A); 7(C); 8(C); 9(A); 10(A); 11(A); 12(C); 13(C)

Amplifiers, Source followers & Cascodes

EE 434 Lecture 16. Small signal model Small signal applications in amplifier analysis and design

Lab 4: Frequency Response of CG and CD Amplifiers.

NOISE IN SC CIRCUITS. NLCOTD: Gain Booster CMFB. Highlights (i.e. What you will learn today) Review. Course Goals. ECE1371 Advanced Analog Circuits

EE C245 - ME C218 Introduction to MEMS Design Fall Today s Lecture

High Speed Mixed Signal IC Design notes set 8. Noise in Electrical Circuits: circuit noise analysis

Voltage controlled oscillator (VCO)

Bode Diagrams School of Mechanical Engineering ME375 Frequency Response - 29 Purdue University Example Ex:

Digital Integrated Circuits. Inverter. YuZhuo Fu. Digital IC. Introduction

Current Mode Winner-Take-All Circuits Shih-Chii Liu. Translinear Principle. Current-Mode Low-Pass Filter. Translinear Principle

Transistors - CPE213 - [4] Bipolar Junction Transistors. Bipolar Junction Transistors (BJTs) Modes of Operation

Digital Integrated Circuits

Lecture 140 Simple Op Amps (2/11/02) Page 140-1

Mechatronics. Time Response & Frequency Response 2 nd -Order Dynamic System 2-Pole, Low-Pass, Active Filter

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

V DD. M 1 M 2 V i2. V o2 R 1 R 2 C C

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

YuZhuo Fu Office location:417 room WeiDianZi building,no 800 DongChuan road,minhang Campus

Advanced Current Mirrors and Opamps

Crash course part 2. Frequency compensation

Lecture 4, Noise. Noise and distortion

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques

EE 435. Lecture 16. Compensation of Feedback Amplifiers

ECEN 326 Electronic Circuits

School of Mechanical Engineering Purdue University. ME375 Frequency Response - 1

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

CDS 101: Lecture 8.2 Tools for PID & Loop Shaping

EE 435 Lecture 13. Two-Stage Op Amp Design

Bipolar Junction Transistors

Analog Integrated Circuit Design (Analog CMOS Circuit Design)

Stability and Frequency Compensation

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

Compact Modeling of Noise in the MOS Transistor

ECEG 351 Electronics II Spring 2017

ECE 6412, Spring Final Exam Page 1

Lecture 150 Simple BJT Op Amps (1/28/04) Page 150-1

Integrated Circuit Operational Amplifiers

The requirements of a plant may be expressed in terms of (a) settling time (b) damping ratio (c) peak overshoot --- in time domain

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

HY:433 Σχεδίαση Αναλογικών/Μεικτών και Υψισυχνών Κυκλωμάτων

EE 330 Lecture 33. Basic amplifier architectures Common Emitter/Source Common Collector/Drain Common Base/Gate. Basic Amplifiers

Week 5, Lectures 12-14, February 12-16, 2001

SOM_v4.doc. Parametric amplification and noise squeezing by a qubit-coupled nanomechanical

V in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs

Lecture 090 Multiple Stage Frequency Response - I (1/17/02) Page 090-1

EE 435. Lecture 18. Two-Stage Op Amp with LHP Zero Loop Gain - Breaking the Loop

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

MORE TUTORIALS FOR VERILOG DIGITAL ELECTRONICS SYSTEM DESIGN HOMEWORK ASSIGNMENTS DATASHEETS FOR PARTS 10/3/2018

Lab(8) controller design using root locus

ECE594I Notes set 13: Two-port Noise Parameters

MEM 255 Introduction to Control Systems: Analyzing Dynamic Response

COMBINED SKEWED CMOS RING OSCILLATOR

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

EE Control Systems

Differential Amplifiers (Ch. 10)

Chapter 9 - CD companion 1. A Generic Implementation; The Common-Merge Amplifier. 1 τ is. ω ch. τ io

Lecture 10 OUTLINE. Reading: Chapter EE105 Spring 2008 Lecture 10, Slide 1 Prof. Wu, UC Berkeley

Why analog microelectronics?

Sinusoidal Steady-state Analysis

ELEN 610 Data Converters

ECEN 325 Electronics

Measuring Temperature with a Silicon Diode

732 Appendix E: Previous EEE480 Exams. Rules: One sheet permitted, calculators permitted. GWC 352,

Jitter Transfer Functions For The Reference Clock Jitter In A Serial Link: Theory And Applications

Solar Photovoltaic Technologies

ECE 546 Lecture 11 MOS Amplifiers

Systematic Design of Operational Amplifiers

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

ECE 342 Electronic Circuits. Lecture 25 Frequency Response of CG, CB,SF and EF

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )

Integrals of Functions of Several Variables

Note that the argument inside the second square root is always positive since R L > Z 0. The series reactance can be found as

IDAN Shock Mount Isolation Vibration Study November 1, The operation of shock and vibration isolation base plate

Lecture #25. Amplifier Types

Analysis and Design of Analog Integrated Circuits Lecture 7. Differential Amplifiers

EEC 118 Lecture #4: CMOS Inverters. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

University of Toronto. Final Exam

MODULE 1.2 CARRIER TRANSPORT PHENOMENA

ECEG 351 Electronics II Spring 2017

Lecture Stage Frequency Response - I (1/10/02) Page ECE Analog Integrated Circuits and Systems II P.E.

Mixed Signal IC Design Notes set 7: Electrical device noise models.

Lecture 9. NMOS Field Effect Transistor (NMOSFET or NFET)

Polytech Montpellier MEA M2 EEA Systèmes Microélectroniques. Analog IC Design

CHAPTER 6 CMOS OPERATIONAL AMPLIFIERS

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design

Minimum Source/Drain Area AS,AD = (0.48µm)(0.60µm) - (0.12µm)(0.12µm) = µm 2

Transcription:

EEN474: (Aalo) VS ircuit Desi Fall 0 ecture 3: Three urret Mirror OTA Sa Palero Aalo & Mixed-Sial eter Texas A&M Uiersity

Aouceets & Aeda H4 due edesday 0/3 Exa Friday / Siple OTA Reiew Three urret Mirror OTA Paraeters Three urret Mirror OTA w/ ascode Output

Operatioal Trascoductace Aplifier R bias V DD M 5 M 6 V i+ M M V i- M 3 M 4 V SS tail Output Noise urret put Noise Voltae i i V o o 8 3 8 3 kt kt Trascoductace Output oductace ( + ) + D Gai 6 6 A GB G R G G Doiat Pole Slew Rate ω o o + p No - Doiat Pole ω p SR + o6 KP o tail o6 + 6 KP M TA o6 TA KP TA ( λ + λ ) λ + λ s6 TA p 3 p

TAMU-Ele-474 Jose Sila-Martiez-08 Basic Operatioal Trascoductace Aplifier Toloies O SNGE-ENDED + M M - - M M + O TA TA (a) (b) + - O + M M O - O + + - M M O - B TA B TA (c) FUY-DFFERENTA (d) - 4 -

3 urret Mirror OTA B : : B B TA V+ M M O TA Relatie to Siple OTA : Factor of B icrease i G, GB, ad SR Sae A Slihtly hiher oise ower frequecy o-doiat pole ad third pole (B+) ties the power 5

TAMU-Ele-474 Jose Sila-Martiez-08 B TA B : : B V+ M M TA : OTA based o 3 curret irrors Output oductace O Trascoductace D Gai A G R G Doiat Pole GB No - Doiat Pole ω Gai - Badwidth Slew Rate B o p o SR + B + ω p G o p Mp B B B tail + KP B TA KP TA ( + B) p KP ( λ + λ ) λ + λ p TA sp TA p - 6 -

TAMU-Ele-474 Jose Sila-Martiez-08 B TA B : : B V+ M M TA : OTA based o 3 curret irrors Output oductace O Trascoductace D Gai A G R G Doiat Pole GB No - Doiat Pole ω Gai - Badwidth Slew Rate B o p o SR + B + ω p G o p Mp B B B tail + KP B TA KP TA ( + B) p KP ( λ + λ ) λ + λ p TA sp TA p - 7 -

3 urret Mirror OTA Noise B : : B B TA V+ M M O TA : Output Noise urret put Noise Voltae i i o 8 3 8 3 kt kt ( B + B + B + ) + p p + B p + B 8

3 urret Mirror OTA w/ ascode Output B : : B VBP B TA M M V+ VBN O TA : Relatie to 3 urret Mirror OTA Sae G, GB, ad SR A icreased by cascode c r oc factor Approxiately sae oise troduce two additioal cascode o-doiat poles Sae power 9

TAMU-EEN-474 008 Jose Sila-Martiez Sall Sial Aalysis: oo-source ascode Aplifier VB i +V GS i d V y - Y V Y + i OUT M } Voltae V R OUT to curret coerter OUT - b Y OUT V / i A aalysis: POE AT V Y No-doiat pole: ω PND ( + b )/ PY Doiat pole at / R OUT OUT Trasfer fuctio + s + s PY + b i PY - Sall sial circuit / ω U / PY ω (rad/sec) - 0 -

TAMU-EEN-474 008 Jose Sila-Martiez Sall Sial Aalysis: Noise eel i d V Y ( / ) V, ( 0 / ) V, OUT M M Z 0 >> 0 / 0 R OP V eeral Z 0 R 0 /s 0 Z 0 << i d V Y OUT M Z 0 put referred Noise: For Z 0 >> ω (rad/sec) R OP i d V eqi, eqi, + + ascode trasistor oise ca eerally be elected Z Z 0 0 Z 0,, - -

TAMU-Ele-474 Jose Sila-Martiez-08 OTA based o 3 curret irrors usi cascode trasistors B TA B : : B VBP V+ M M VBN TA : urret(+b) TA O Trascoductace Output oductace D Gai A G R G c o B o r B Doiat Pole No - Doiat Pole ω Gai - Badwidth Slew Rate oc cr + ω p p + G GB oc SR B cp o p c Mp B B tail r r ocp oc KP + TA KP B λ + λ p ( + B) p KP TA c TA ( λ + λ ) ( r ) sp r oc TA c oc p - -

3 urret Mirror OTA Noise B : : B VBP B TA M M V+ VBN O TA Output Noise urret put Noise Voltae : i 8 io kt 3 8 kt 3 ( B + B + B + ) + p p + B ascode trasistor cotributio ca be elected p + B Approxiately equal to 3 curret irror OTA oise 3

TAMU-Ele-474 Jose Sila-Martiez-08 OTA based o 3 curret irrors usi cascode trasistors B : : B OTA-AS B TA M M VBP V+ VBN O OTA TA w : P-type curret irror P-type cascode N-type cascode N-type curret irror A V B R + sr + s + s + + s ( + B) ( + ) ( + ) P GSP cp GSP c GSN + s GSN N Phase Mari is liited OTA-put - 4 -

TAMU-Ele-474 Jose Sila-Martiez-08 B TA OTA based o 3 curret irrors usi cascode trasistors B : : B M M TA V+ : VBP VBN O Phase 0-45 -35-5 Ma Excess Phase ωp ωp ωp3 ω u 0 db ω Excess Phase is defied as (phase at 0 - phase at ω u ) Phase Mari (80 excess phase) Gai ari Gai easured at 80 excess phase - 5 -

Next Tie Folded ascode OTA Two Stae Miller OTA 6