S-Domain Analysis. s-domain Circuit Analysis. EE695K VLSI Interconnect. Time domain (t domain) Complex frequency domain (s domain) Laplace Transform L

Similar documents
Electrical Circuits II (ECE233b)

I 2 V V. = 0 write 1 loop equation for each loop with a voltage not in the current set of equations. or I using Ohm s Law V 1 5.

(b) i(t) for t 0. (c) υ 1 (t) and υ 2 (t) for t 0. Solution: υ 2 (0 ) = I 0 R 1 = = 10 V. υ 1 (0 ) = 0. (Given).

Small signal analysis

MAE140 - Linear Circuits - Winter 16 Final, March 16, 2016

Advanced Circuits Topics - Part 1 by Dr. Colton (Fall 2017)

Physics 4B. A positive value is obtained, so the current is counterclockwise around the circuit.

Electric and magnetic field sensor and integrator equations

INDUCTANCE. RC Cicuits vs LR Circuits

Boise State University Department of Electrical and Computer Engineering ECE 212L Circuit Analysis and Design Lab

VAAL UNIVERSITY OF TECHNOLOGY FACULTY OF ENGINEERING

Prof. Paolo Colantonio a.a

Lecture #4 Capacitors and Inductors Energy Stored in C and L Equivalent Circuits Thevenin Norton

Coupling Element and Coupled circuits. Coupled inductor Ideal transformer Controlled sources

Designing Information Devices and Systems II Spring 2018 J. Roychowdhury and M. Maharbiz Discussion 3A

Boise State University Department of Electrical and Computer Engineering ECE 212L Circuit Analysis and Design Lab

ECSE Linearity Superposition Principle Superposition Example Dependent Sources. 10 kω. 30 V 5 ma. 6 kω. 2 kω

( ) = ( ) + ( 0) ) ( )

UNIVERSITY OF UTAH ELECTRICAL & COMPUTER ENGINEERING DEPARTMENT. 10k. 3mH. 10k. Only one current in the branch:

Complex Numbers, Signals, and Circuits

55:141 Advanced Circuit Techniques Two-Port Theory

Energy Storage Elements: Capacitors and Inductors

55:141 Advanced Circuit Techniques Two-Port Theory

6.01: Introduction to EECS I Lecture 7 March 15, 2011

Root Locus Techniques

TUTORIAL PROBLEMS. E.1 KCL, KVL, Power and Energy. Q.1 Determine the current i in the following circuit. All units in VAΩ,,

Linearity. If kx is applied to the element, the output must be ky. kx ky. 2. additivity property. x 1 y 1, x 2 y 2

UNIT I BASIC CIRCUIT CONCEPTS

Lecture 10: Small Signal Device Parameters

FE REVIEW OPERATIONAL AMPLIFIERS (OP-AMPS)( ) 8/25/2010

Chapter 6. Operational Amplifier. inputs can be defined as the average of the sum of the two signals.

Circuit Theorems. Introduction

Formulation of Circuit Equations

Electrical Circuits 2.1 INTRODUCTION CHAPTER

CHAPTER 13. Exercises. E13.1 The emitter current is given by the Shockley equation:

Chapter 9 Complete Response of Circuits with Two Storage Elements

Physics 114 Exam 2 Fall 2014 Solutions. Name:

Week 11: Differential Amplifiers

Computer-Aided Circuit Simulation and Verification. CSE245 Fall 2004 Professor:Chung-Kuan Cheng

Department of Electrical and Computer Engineering FEEDBACK AMPLIFIERS

DC Circuits. Crossing the emf in this direction +ΔV

ELG3336: Op Amp-based Active Filters

Two Port Characterizations

EE 330 Lecture 24. Small Signal Analysis Small Signal Analysis of BJT Amplifier

Frequency-Domain Analysis of Transmission Line Circuits (Part 1)

Sections begin this week. Cancelled Sections: Th Labs begin this week. Attend your only second lab slot this week.

MECH321 Dynamics of Engineering System Week 4 (Chapter 6)

Electrical Engineering Department Network Lab.

Physics 1202: Lecture 11 Today s Agenda

1.4 Small-signal models of BJT

FE REVIEW OPERATIONAL AMPLIFIERS (OP-AMPS)

55:041 Electronic Circuits

EE215 FUNDAMENTALS OF ELECTRICAL ENGINEERING

EE 2006 Electric Circuit Analysis Spring January 23, 2015 Lecture 02

Chapter 6 Electrical Systems and Electromechanical Systems

Small-Signal Model for Buck/Boost Converter

Selected Student Solutions for Chapter 2

Electrical Circuits II (ECE233b)

EE 2006 Electric Circuit Analysis Fall September 04, 2014 Lecture 02

ENE 104 Electric Circuit Theory

Chapter 5: Root Locus

ELE B7 Power Systems Engineering. Power Flow- Introduction

MAE140 - Linear Circuits - Fall 13 Midterm, October 31

55:041 Electronic Circuits

MODELING of POWER SYSTEM ELEMENTS by WAVELETS and TLM A Case Study-Transformer Internal Fault Study

n α j x j = 0 j=1 has a nontrivial solution. Here A is the n k matrix whose jth column is the vector for all t j=0

8. INVERSE Z-TRANSFORM

FEEDBACK AMPLIFIERS. v i or v s v 0

Key component in Operational Amplifiers

8 Derivation of Network Rate Equations from Single- Cell Conductance Equations

I. INTRODUCTION. There are two other circuit elements that we will use and are special cases of the above elements. They are:

8.022 (E&M) Lecture 8

Kirchhoff second rule

5.6 Small-Signal Operation and Models

KIRCHHOFF CURRENT LAW

6.01: Introduction to EECS 1 Week 6 October 15, 2009

8 Derivation of Network Rate Equations from Single- Cell Conductance Equations

PHYSICS - CLUTCH CH 28: INDUCTION AND INDUCTANCE.

Chapter 12. Ordinary Differential Equation Boundary Value (BV) Problems

EE C245 ME C218 Introduction to MEMS Design

CHAPTER X PHASE-CHANGE PROBLEMS

Diode. Current HmAL Voltage HVL Simplified equivalent circuit. V γ. Reverse bias. Forward bias. Designation: Symbol:

PHY2049 Exam 2 solutions Fall 2016 Solution:

ELG 2135 ELECTRONICS I SECOND CHAPTER: OPERATIONAL AMPLIFIERS

MAE140 - Linear Circuits - Winter 16 Midterm, February 5

1 Derivation of Rate Equations from Single-Cell Conductance (Hodgkin-Huxley-like) Equations

ECE Linear Circuit Analysis II

Modeling of Dynamic Systems

Semistate Theory and Design of Analog VLSI Circuits

ELCT 503: Semiconductors. Fall 2014

Interconnect Modeling

Fundamental loop-current method using virtual voltage sources technique for special cases

ANALOG ELECTRONICS I. Transistor Amplifiers DR NORLAILI MOHD NOH

Dynamics 4600:203 Homework 08 Due: March 28, Solution: We identify the displacements of the blocks A and B with the coordinates x and y,

Graphical Analysis of a BJT Amplifier

MAE140 - Linear Circuits - Fall 10 Midterm, October 28

Introduction to circuit analysis. Classification of Materials

Electricity and Magnetism Lecture 07 - Physics 121 Current, Resistance, DC Circuits: Y&F Chapter 25 Sect. 1-5 Kirchhoff s Laws: Y&F Chapter 26 Sect.

Unit 1. Current and Voltage U 1 VOLTAGE AND CURRENT. Circuit Basics KVL, KCL, Ohm's Law LED Outputs Buttons/Switch Inputs. Current / Voltage Analogy

), it produces a response (output function g (x)

Transcription:

EE695K S nterconnect S-Doman naly -Doman rcut naly Tme doman t doman near rcut aplace Tranform omplex frequency doman doman Tranformed rcut Dfferental equaton lacal technque epone waveform aplace Tranform nvere Tranform - lgebrac equaton lgebrac technque epone tranform Prepared by K

EE695K S nterconnect Krchhoff aw n -Doman t doman doman Krchhoff current law K t t 3 t 4 t t t t t 3 4 3 4 v t v t 4 Krchhoff voltage law K v t v 3 t v 5 t v t v t v t 3 3 Sgnal Source n Doman t doman oltage Source: v t vs t t depend on crcut t vt t v S S doman oltage Source: S depend on crcut urrent Source: t S t v t depend on crcut t v t t S S urrent Source: S depend on crcut Prepared by K

EE695K S nterconnect Tme and -Doman Element Model mpedance and oltage Source for ntal ondton Tme Doman t -Doman etor: v t t v t etor: nductor: d t v t dt v t t nductor: apactor: t v t d τ τ v v t t v apactor: v mpedance and oltage Source for ntal ondton mpedance wth all ntal condton et to zero wth wth v voltage tranform current tr anform mpedance of the three pave element Prepared by K 3

EE695K S nterconnect Tme and -Doman Element Model dmttance and urrent Source for ntal ondton Tme Doman t -Doman etor: t v t v t etor: nductor: t t v d τ τ apactor: dv t t dt v v t t t t nductor: apactor: v v dmttance and urrent Source for ntal ondton dmttance current tranform voltage tranform wth all ntal condton et to zero dmttance of the three pave element wth wth v Prepared by K 4

EE695K S nterconnect Example: Solve for urrent Waveform t ut t y K: etor: nductor: t t nvere Tranform: t e e u t forced repone natural repone Sere Equvalence and oltage Dvon et of rcut et of rcut K: Prepared by K 5

EE695K S nterconnect Parallel Equvalence and urrent Dvon et of rcut et of rcut K: Example: Equvalence mpedance and dmttance v t v t nductor current at t capactor voltage Fnd equvalent mpedance at and Solve for v t Prepared by K 6

EE695K S nterconnect General Technque for -Doman rcut naly Node oltage naly n -doman Ue Krchhoff urrent aw K Get equaton of node voltage Ue current ource for ntal condton oltage ource current ource Meh urrent naly n -doman Ue Krchhoff oltage aw K Get equaton of current n the meh Ue voltage ource for ntal condton urrent ource voltage ource Work only for Planar crcut Formulatng Node-oltage Equaton Step : Tranform the crcut nto the doman ung current ource to repreent capactor and nductor ntal condton Step : Select a reference node. dentfy a node voltage at each of the non-reference node and a current wth every element n the crcut Step : Wrte K connecton contrant n term of the element current at the non-reference node Step 3: Ue the element admttance and the fundamental property of node voltage to expre the element current n term of the node voltage Step 4: Subttute the devce contrant from Step 3 nto the K connecton contrant from Step and arrange the reultng equaton n a tandard form Prepared by K 7

EE695K S nterconnect Prepared by K 8 Example: Formulatng Node-oltage Equaton t S t doman S doman v 3 eference node Step : Tranform the crcut nto the doman ung current ource to repreent capactor and nductor ntal condton Step : dentfy N- node voltage and a current wth each element Step : pply K at node and : Node : Node : 3 S v Step 3: Expre element equaton n term of node voltage [ ] [ ] where 3 G G Formulatng Node-oltage Equaton ont d Step : pply K at node and : Node : Node : 3 S v Step 3: Expre element equaton n term of node voltage [ ] [ ] where 3 G G Step 4: Subttute eqn. n Step 3 nto eqn. n Step and collect common term to yeld node-voltage eqn. v G S Node : Node :

EE695K S nterconnect Solvng -Doman rcut Equaton G rcut Determnant: G G G Depend on crcut element parameter:,, G/, not on drvng force and ntal condton Solve for node ung ramer rule: v S G G S v G G ero State when ntal condton ource are turned off ero nput when nput ource are turned off Solvng -Doman rcut Eqn. ont d Solve for node ung ramer rule: G S G S v G G v G G G ero State ero nput Prepared by K 9

EE695K S nterconnect Network Functon ero -tate epone Tranform Network functon nput Sgnal Tranform Drvng-pont functon relate the voltage and current at a gven par of termnal called a port Tranfer functon relate an nput and repone at dfferent port n the crcut T oltage Tranfer Functon T urrent Tranfer Functon n T Tranfer dmttance T Tranfer mpedance n T T rcut n the zero-tate nput rcut Output or n the zero-tate or Out Out n n T T Out Out alculatng Network Functon Drvng-pont mpedance oltage tranfer functon: T Drvng-pont admttance oltage tranfer functon: T Prepared by K

EE695K S nterconnect mpule epone and Step epone nput-output relatonhp n -doman T X When nput gnal an mpule x t δ t T T mpule repone equal network functon H mpule repone tranform ht mpule repone waveform When nput gnal a tep x t u t G tep repone tranform gt tep repone waveform T H G g h τ dτ, dg t h t dt t nput T Output X rcut mean equal almot everywhere, exclude thoe pont at whch gt ha a dcontnuty Prepared by K