Reduction of Logic Equations using Karnaugh Maps

Similar documents
Logic Simplification. Boolean Simplification Example. Applying Boolean Identities F = A B C + A B C + A BC + ABC. Karnaugh Maps 2/10/2009 COMP370 1

Karnaugh Maps Objectives

UNIT 5 KARNAUGH MAPS Spring 2011

Karnaugh Map & Boolean Expression Simplification

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Computer Organization I. Lecture 13: Design of Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits

CHAPTER 5 KARNAUGH MAPS

Principles of Computer Architecture. Appendix B: Reduction of Digital Logic. Chapter Contents

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Chapter 4 BOOLEAN ALGEBRA AND THEOREMS, MINI TERMS AND MAX TERMS

CHAPTER 7 MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

This form sometimes used in logic circuit, example:

Minimization techniques

CHAPTER 7. Solutions for Exercises

Advanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011

ECE 238L Boolean Algebra - Part I

Unit 2 Session - 6 Combinational Logic Circuits

CSE 140 Midterm I - Solution

Unit 3 Session - 9 Data-Processing Circuits

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

Advanced Boolean Logic and Applications to Control Systems

Chapter 3. Boolean Algebra. (continued)

Chapter 2. Digital Logic Basics

Midterm Examination # 1 Wednesday, February 25, Duration of examination: 75 minutes

ELC224C. Karnaugh Maps

Gate-Level Minimization

Karnaugh Maps (K-Maps)

Lecture (02) NAND and NOR Gates

ENG2410 Digital Design Combinational Logic Circuits

ENGG 1203 Tutorial - 2 Recall Lab 2 - e.g. 4 input XOR. Parity checking (for interest) Recall : Simplification methods. Recall : Time Delay

COM111 Introduction to Computer Engineering (Fall ) NOTES 6 -- page 1 of 12

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

CHAPTER III BOOLEAN ALGEBRA

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

Midterm1 Review. Jan 24 Armita

Combinational Logic Design/Circuits

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

Chapter 2 Combinational Logic Circuits

CHAPTER III BOOLEAN ALGEBRA

Optimizations and Tradeoffs. Combinational Logic Optimization

CHAPTER 3 BOOLEAN ALGEBRA

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

INTRO TO I & CT. (Boolean Algebra and Logic Simplification.) Lecture # By: Department of CS & IT.

DIGITAL LOGIC CIRCUITS

Logic Design I (17.341) Fall Lecture Outline

EEE130 Digital Electronics I Lecture #4

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Digital Logic Appendix A

Slide Set 3. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

211: Computer Architecture Summer 2016

Week-I. Combinational Logic & Circuits

2 Application of Boolean Algebra Theorems (15 Points - graded for completion only)

Lecture 7: Karnaugh Map, Don t Cares

Chapter 7 Logic Circuits

Boolean Algebra. Digital Logic Appendix A. Postulates, Identities in Boolean Algebra How can I manipulate expressions?

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

CPE/EE 422/522. Chapter 1 - Review of Logic Design Fundamentals. Dr. Rhonda Kay Gaede UAH. 1.1 Combinational Logic

Unit 2 Boolean Algebra

Review for Test 1 : Ch1 5

ELCT201: DIGITAL LOGIC DESIGN

Chap 2. Combinational Logic Circuits

Multi-Level Logic Optimization. Technology Independent. Thanks to R. Rudell, S. Malik, R. Rutenbar. University of California, Berkeley, CA

Boolean Algebra. Digital Logic Appendix A. Boolean Algebra Other operations. Boolean Algebra. Postulates, Identities in Boolean Algebra

Unit 2 Boolean Algebra

CSE 140: Components and Design Techniques for Digital Systems

MODULAR CIRCUITS CHAPTER 7

Logic Gate Level. Part 2

Chapter 2 Combinational Logic Circuits

Boolean Algebra & Logic Gates. By : Ali Mustafa

Systems I: Computer Organization and Architecture

Hardware Design I Chap. 2 Basis of logical circuit, logical expression, and logical function

Introduction to Karnaugh Maps

CPE100: Digital Logic Design I

CHAPTER 2 BOOLEAN ALGEBRA

Final Exam. ECE 25, Spring 2008 Thursday, June 12, Problem Points Score Total 90

MC9211 Computer Organization

Digital Circuit And Logic Design I. Lecture 4

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

DIGITAL ELECTRONICS & it0203 Semester 3

Simplifying Logic Circuits with Karnaugh Maps

NAME Activity Circuit Simplification: Boolean Algebra

Chapter 4: Designing Combinational Systems Uchechukwu Ofoegbu

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic

Combinational Logic Fundamentals

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science SOLUTIONS

Fundamentals of Boolean Algebra

Number System conversions

1 Boolean Algebra Simplification

Ch 2. Combinational Logic. II - Combinational Logic Contemporary Logic Design 1

COMPUTER ENGINEERING PROGRAM

T02 Tutorial Slides for Week 6

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Chapter 2 Combinational logic

CHAPTER 7. Exercises 17/ / /2 2 0

Combinational Logic. Mantıksal Tasarım BBM231. section instructor: Ufuk Çelikcan

Chapter 4 Optimized Implementation of Logic Functions

WEEK 3.1 MORE ON KARNAUGH MAPS

Chapter 5. Karnaugh Map and Minimization Procedures

Transcription:

Reduction of Logic Equations using Karnaugh Maps The design of the voting machine resulted in a final logic equation that was: z = (a*c) + (a*c) + (a*b) + (a*b*c) However, a simple examination of this equation shows that the last term (a*b*c) is already covered by the three previous product terms. Thus in the realization of the logic for the design the last term can be omitted without any change in functionality. When manufacturing logic designs, minimizing the number of logic gates is advantageous. This is for server reasons. Fewer gates mean: *less power consumed *less heat produced *greater reliability *faster design time *easier to debug *smaller silicon die area Because of the many motivations to minimize the number of logic gates, several methods for minimizing logic equations (an thus the number of gates) have been devised. One very handy method useful for hand reduction of logic equations is the Karnaugh Map (K-Map). K-Maps order and display a geometrical pattern such that application of the logic adjacency theorem becomes obvious. The logic adjacency theorem contained in the Boolean algebra states: + = A We could state this as: If any two terms in a SOP expression vary in only one variable, and that variable in one term is the complement of the variable in the other term, then that variable is superfluous to both terms. K-maps are organized such that each term in a SOP expression is physically adjacent to its adjacent terms. In other words, each block is placed such that any two adjacent blocks are different by only one variable. First, lets take a look at what cells in the map are adjacent. Below we see K-Maps for 2, 3, and 4 variables. A B 0 0 C 0 0 CD 0 0 0 0 2 variable K-Map 3 variable K-Map 0 4 variable K-Map

Now lets see where the adjacencies lie. We will look only at the 4 variable map as it contains all the adjacencies the other two do plus some extras. CD 0 0 0 0 CD 0 0 0 0 CD 0 0 0 0 To see how the adjacencies involving one common term can appear, suppose we have the logic equation below: F = + C D + + + + + + Since there are four variables in this equation, we will use a four variable K-Map. Fill in the K-map cells with the pattern for each product term of the equation. This amounts to entering a in each cell required to represent that term in the logic equation. This step is shown below. CD 0 0 0 0 Enter a for each product term 2

The next step is to encircle the largest number of ones that are a power of two until all ones are covered. This means 2, 4 or 8 terms. This step is shown below. CD 0 0 0 0 Encircle largest number of s that is a power of 2 The reduced product terms are now determined by observing the coverings. If the variables under a covering do not change they will be in the final minimized equation, else they are excluded. For example, under the shaded covering, the variables corresponding to A, B and C do not change. Therefore that term becomes C. The horizontal covering at the bottom has variables B, C and D do not change. Thus, that minimized term becomes: BCD CD 0 0 C (differed in D) 0 D (differed in C) BCD (differed in A) 0 BCD (differed in A) Gather the reduced terms eliminating the adjacent variable The minimized equation is now written out by summing the reduced product terms. Thus the minimized equation becomes: F = D + BCD + BCD+C Note that we were only able to encircle two terms. This limits us to a reduction of only one variable. Now we will look at the possibilities for reducing product terms by two variables or four cells. 3

To see how the adjacencies involving two common term appear, suppose we have the logic equation below: F = + + + + + + + + + + + Fill in the K-map cells with the pattern for each product term of the equation.. CD 0 0 0 0 Enter a for each product term Now encircle the largest number of s that is a power of two to cover all the ones with a minimum number of coverings. CD 0 0 0 0 CD 0 0 0 0 Here is one minimal cover Here is another Cover the ones 4

These coverings can eliminate two variables from each covering. For the first covering shown, we get the following product term reduction. BC CD 0 0 BD 0 CD 0 Gather the reduced terms eliminating the adjacent variable To obtain the reduced equation, we sum all the reduced product terms yielding: F = BC + BD + CD + 5