AUXVCC2 AUXVCC3 DVCC C35 C26 C24 C44 C34 C27 C25 C uF 4.7uF 0.47uF 4.7uF. 4.7uF. 100nF 100nF 100nF DGND. LCD Contrast R33 C k R42. 4.

Similar documents
SN54F280B, SN74F280B 9-BIT PARITY GENERATORS/CHECKERS

SN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS

SN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES

SN54HC151, SN74HC151 8-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN54HC42, SN74HC42 4-LINE TO 10-LINE DECODERS (1 of 10)

SN54HC138, SN74HC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN54HC259, SN74HC259 8-BIT ADDRESSABLE LATCHES

Ultra-Small Footprint N-Channel FemtoFET MOSFET Test EVM

MM70C95,MM70C96,MM70C97,MM70C98,MM80C95, MM80C96,MM80C97,MM80C98

Analog Watchdog Resistor, Capacitor and Discharge Interval Selection Constraints

CD4528BC,CD4528BM. CD4528BM CD4528BC Dual Monostable Multivibrator. Literature Number: SNOS370A

SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

CD4017BC,CD4017BM,CD4022BC,CD4022BM CD4017BM CD4017BC

CD74HC151, CD74HCT151

SN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

4-bit magnitude comparator

SN54F251B, SN74F251B 1-OF-8 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

CD54/74HC138, CD54/74HCT138, CD54/74HC238, CD54/74HCT238

CD54/74HC151, CD54/74HCT151

SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS136B DECEMBER 1982 REVISED MAY 1997

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

CD74HC109, CD74HCT109

TL601, TL604, TL607, TL610 P-MOS ANALOG SWITCHES

SN54F175, SN74F175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

CD54/74AC153, CD54/74ACT153

AVAILABLE OPTIONS PACKAGED DEVICES CHIP CARRIER (FK) CERAMIC DIP (JG) TL7702ACD TL7715ACD TL7702ACP TL7715ACP TL7702ACY TL7715ACY

74HC153-Q100; 74HCT153-Q100

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

The 74LV08 provides a quad 2-input AND function.

CD74HC195. High Speed CMOS Logic 4-Bit Parallel Access Register. Features. Description. Ordering Information. PInout. [ /Title (CD74 HC195 ) /Subject

CD54/74HC393, CD54/74HCT393

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

CD74HC165, CD74HCT165

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop

CD54/74HC30, CD54/74HCT30

φ φ0.2 Bare copper wire 2352 Walsh Ave., Santa Clara, CA 95051, U. S. A. Tel.: (408) , Fax: (408)

CD54/74HC164, CD54/74HCT164

DATA SHEET. BC817DPN NPN/PNP general purpose transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Aug 09.

Dual N-channel field-effect transistor. Two N-channel symmetrical junction field-effect transistors in a SOT363 package.

CD74HC147, CD74HCT147

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74HC151-Q100; 74HCT151-Q100

2-input EXCLUSIVE-OR gate

Time Constant. φ φ0.2 Bare copper wire

SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

SN54HCT273, SN74HCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

BUK A. N-channel TrenchMOS logic level FET

Analog Technologies. High Stability Miniature Thermistor ATH10K0.1%1R25

Low-power dual Schmitt trigger inverter

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.

Single supply translating buffer/line driver; 3-state

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM6N15FE

2-input single supply translating NAND gate

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance

74HC280; 74HCT bit odd/even parity generator/checker

N-channel TrenchMOS logic level FET

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC30-Q100; 74HCT30-Q100

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

74HC1G32-Q100; 74HCT1G32-Q100

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

3-to-8 line decoder, demultiplexer with address latches

The 74AXP1G04 is a single inverting buffer.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

BF556A; BF556B; BF556C

74LVC1G125-Q100. Bus buffer/line driver; 3-state

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET

74HC132-Q100; 74HCT132-Q100

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

74LV General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive-edge trigger

Dual buffer/line driver; 3-state

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Derating of the MOSFET Safe Operating Area Outline:

HEF4024B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 7-stage binary counter

DATA SHEET. PMEM4010ND NPN transistor/schottky diode module DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct 28.

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

65 V, 100 ma NPN/PNP general-purpose transistor. Table 1. Product overview Type number Package NPN/NPN PNP/PNP Nexperia JEITA

7-stage binary ripple counter

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

Transcription:

lock eaders uxvcc eaders ontrast Watch rystal nalog Power igital Power Voltage Monitor Status s User uttons Pullups JT - JT - SW Jumper onfig / eaders / eaders p p.u.u.u.u.u.u.u.u.u.u n V n n n n n R k k k NP NP Vsupply k k n n n.u NP JT R R R R R R R XT JP UXV UXV UXV V VSS VSS S_RX/PM_T./P. S_TX/PM_T./P. /T./P. OUT/P. OM OM VSS VSS VSYS P/R P./T./VR-/ P./T./VR+/ P.// P.// P./M// P./SM// P./OM P./OM P./PM_T. P./PM_USOM/PM_US P./PM_USMO/PM_US P./PM_U P./PM_URX/PM_USOM P./PM_UTX/PM_USMO P./PM_U P./PM_U P./PM_URX/PM_USOM P./PM_UTX/PM_USMO P./PM_URX/PM_USOM P./PM_UTX/PM_USMO P./PM_U P./PM_URX/M_USOM P./PM_UTX/PM_USMO P./PM_U P./PM_USOM/PM_US P./PM_USMO/PM_US P./PM_U P./PM_T. P./OM P./OM P./OM P./OM P./S/R P./SO/R/R P./SO/R P./SO/ P./SO P./SO/S P./SOS P./SO/S P./S P./S P./S P./S P./S P./S P./S P./S P./S P./S P./S P./S P./S P./S P./S P./S PM_T./P. PM_T./P. RTP RTP S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. SWT/TST SWTO/NM/RST SP SN SP SN SP SN SP SN SP SN SP SN SP SPN T./P. T./P. T/PJ. T/T/PJ. TO/PJ. TMS/PJ. TR/T/P. VSYS VSYS VOR VSYS VR XN OM OM OM OM R SV R R R R SV R R R R R R R R R JP JP JP JP JP JP R JP _T _RT TN TN TN TN RST JP R R R R R R UXV TO TO TO T T TMS TMS T T T S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S OM OM OM OM OM OM OM OM S S S S R R R R R R S S S S S S VR VR S S S S S S V V+ V- + - + - V+ V- V+ V- + - N+ N- NT XT S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S RST RST TN TN TN TN VSYS/ VSYS/ VSYS/ VSYS/ VOR VOR UXV UXV UXV UXV UXV UXV UXV UXV UXV VSYS_VSYS VSYS_VSYS VSYS_VSYS VSYS_VSYS RS_RX RS_TX Z-R_RX Z-R_TX S S S S T T RT RT SM SM M M R_TX R_RX R_S TN TN TN TN XN XN RST RST T T TMS TMS T T TO TO TST/SWT TST/SWT TST/SWT R_SOM R_SMO R_ R_VR_N R_RST R_ R_S R_PO R_PO R_S R_OP R_O OUT OUT VMON RT RT MSP MSPPU TM-TRN

nalog ront-nd (urrent) nalog ront-nd (Voltage) UR- UR+ UR- UR+ UR- UR+ UR- URN+ URN- V UR+ N TVS TVS TVS TVS SMJ. SMJ. SMJ. SMJ. R/ R/ R/ R/ R/ R/ R/ R/ R R.. R. R. k R k R k R k R k R k R k R k R p p p p p p p p n n n n N P+ N XM V R S N P+ N XM V R S N P+ N XM V XM R S R R R R k k k k R. R k R R R R k k k k R. R k R R R R k k k k R. R k p p p p p p n n n + - + - + - N+ N- + - + - + - N+ N- V+ V- V+ V- V+ V- TM-TRN

.u/v R.u/V R.u/V R N N N N N N u/v Vsupply R.u R. M OOT VN N SS/TR RT/.u M.u U TPS_Q_ P N OMP VSNS PWR.k.u p m u..k R k R N N.u/V N N VO+ VO+ VO- VO- u.u Z SMJ.T JP + + ap-rop Power Supply P+ P+ P+ R R R R V_P Switching Power Supply P+ V_SO V Select V_P V_SO TM-TRN

solated RS ommunication R Pulse n/out ct / React V RS_RX RS_TX TX_N RX_N R.u.k R NP URT_RX R R URT_TX.k U PS U PS Q SM R k.u R NP _+V u _N u _-V R R k R k R Q SM RS-.u S.u R PROM S WP SN R_TX R_RX R_S PROM rray.u V S N V TX RX S V N R S OPTO T R JP k T V OPTO R RT JP k T Z-R onnect Z-R Z-R_TX Z-R_RX ST T RT.k R aughter ard u R_VR_N R_RST R_O R_OP R R R R R R R R R R R R R_O R_OP R_ R_S R_S R_ R_SMO R_SOM R_RST R_PO R R R.u R R R R_PO R R TM-TRN

MPORTNT NOT OR T RRN SNS Texas nstruments ncorporated ("T") reference designs are solely intended to assist designers ( uyers ) who are developing systems that incorporate T semiconductor products (also referred to herein as components ). uyer understands and agrees that uyer remains responsible for using its independent analysis, evaluation and judgment in designing uyer s systems and products. T reference designs have been created using standard laboratory conditions and engineering practices. T has not conducted any testing other than that specifically described in the published documentation for a particular reference design. T may make corrections, enhancements, improvements and other changes to its reference designs. uyers are authorized to use T reference designs with the T component(s) identified in each particular reference design and to modify the reference design in the development of their end products. OWVR, NO OTR NS, XPRSS OR MP, Y STOPP OR OTRWS TO NY OTR T NTTU PROPRTY RT, N NO NS TO NY TR PRTY TNOOY OR NTTU PROPRTY RT, S RNT RN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which T components or services are used. nformation published by T regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from T under the patents or other intellectual property of T. T RRN SNS R PROV "S S". T MS NO WRRNTS OR RPRSNTTONS WT RR TO T RRN SNS OR US O T RRN SNS, XPRSS, MP OR STTUTORY, NUN URY OR OMPTNSS. T SMS NY WRRNTY O TT N NY MP WRRNTS O MRNTTY, TNSS OR PRTUR PURPOS, QUT NJOYMNT, QUT POSSSSON, N NON-NRNMNT O NY TR PRTY NTTU PROPRTY RTS WT RR TO T RRN SNS OR US TRO. T S NOT OR N S NOT N OR NMNY UYRS NST NY TR PRTY NRNMNT M TT RTS TO OR S S ON OMNTON O OMPONNTS PROV N T RRN SN. N NO VNT S T OR NY TU, SP, NNT, ONSQUNT OR NRT MS, OWVR US, ON NY TORY O TY N WTR OR NOT T S N VS O T POSSTY O SU MS, RSN N NY WY OUT O T RRN SNS OR UYR S US O T RRN SNS. T reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JS, latest issue, and to discontinue any product or service per JS, latest issue. uyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. ll semiconductor products are sold subject to T s terms and conditions of sale supplied at the time of order acknowledgment. T warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in T s terms and conditions of sale of semiconductor products. Testing and other quality control techniques for T components are used to the extent T deems necessary to support this warranty. xcept where mandated by applicable law, testing of all parameters of each component is not necessarily performed. T assumes no liability for applications assistance or the design of uyers products. uyers are responsible for their products and applications using T components. To minimize the risks associated with uyers products and applications, uyers should provide adequate design and operating safeguards. Reproduction of significant portions of T information in T data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. T is not responsible or liable for such altered documentation. nformation of third parties may be subject to additional restrictions. uyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of T components in its applications, notwithstanding any applications-related information or support that may be provided by T. uyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. uyer will fully indemnify T and its representatives against any damages arising out of the use of any T components in uyer s safety-critical applications. n some cases, T components may be promoted specifically to facilitate safety-related applications. With such components, T s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No T components are authorized for use in lass (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use. Only those T components that T has specifically designated as military grade or enhanced plastic are designed and intended for use in military/aerospace applications or environments. uyer acknowledges and agrees that any military or aerospace use of T components that have not been so designated is solely at uyer's risk, and uyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. T has specifically designated certain components as meeting SO/TS requirements, mainly for automotive use. n any case of use of non-designated products, T will not be responsible for any failure to meet SO/TS.MPORTNT NOT Mailing ddress: Texas nstruments, Post Office ox, allas, Texas opyright, Texas nstruments ncorporated