SN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS

Similar documents
SN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES

SN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SN54HC138, SN74HC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN54HC259, SN74HC259 8-BIT ADDRESSABLE LATCHES

SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS136B DECEMBER 1982 REVISED MAY 1997

SN54HC42, SN74HC42 4-LINE TO 10-LINE DECODERS (1 of 10)

SN54HC393, SN74HC393 DUAL 4-BIT BINARY COUNTERS

SN54HC151, SN74HC151 8-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN54F175, SN74F175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC4060, SN74HC STAGE ASYNCHRONOUS BINARY COUNTERS AND OSCILLATORS

SN54HCT273, SN74HCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

AVAILABLE OPTIONS PACKAGED DEVICES CHIP CARRIER (FK) CERAMIC DIP (JG) TL7702ACD TL7715ACD TL7702ACP TL7715ACP TL7702ACY TL7715ACY

SN54HC74, SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCLS094B DECEMBER 1982 REVISED MAY 1997

SN54F251B, SN74F251B 1-OF-8 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

TL7702B, TL7702BY, TL7705B, TL7705BY SUPPLY VOLTAGE SUPERVISORS

CD74HC147, CD74HCT147

CD74HC165, CD74HCT165

CD74HC109, CD74HCT109

CD74HC151, CD74HCT151

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

CD74HC195. High Speed CMOS Logic 4-Bit Parallel Access Register. Features. Description. Ordering Information. PInout. [ /Title (CD74 HC195 ) /Subject

CD54/74AC153, CD54/74ACT153

SN54F280B, SN74F280B 9-BIT PARITY GENERATORS/CHECKERS

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

2-input EXCLUSIVE-OR gate

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

CD54/74HC30, CD54/74HCT30

TL601, TL604, TL607, TL610 P-MOS ANALOG SWITCHES

CD74HC93, CD74HCT93. High Speed CMOS Logic 4-Bit Binary Ripple Counter. Description. Features. Pinout. Ordering Information

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

CD54/74HC151, CD54/74HCT151

CD54/74HC393, CD54/74HCT393

The 74LV08 provides a quad 2-input AND function.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

The 74LV32 provides a quad 2-input OR function.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

CD54/74HC164, CD54/74HCT164

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74AHC1G00; 74AHCT1G00

INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook

INTEGRATED CIRCUITS. 74F85 4-bit magnitude comparator. Product specification 1994 Sep 27 IC15 Data Handbook. Philips Semiconductors

CD54/74HC138, CD54/74HCT138, CD54/74HC238, CD54/74HCT238

The 74LVC1G11 provides a single 3-input AND gate.

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

The 74LVC1G02 provides the single 2-input NOR function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

5-stage Johnson decade counter

74AHC1G14; 74AHCT1G14

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

74AHC2G126; 74AHCT2G126

INTEGRATED CIRCUITS. 74ALS138 1-of-8 decoder/demultiplexer. Product specification 1996 Jul 03 IC05 Data Handbook

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

8-bit binary counter with output register; 3-state

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

4-bit magnitude comparator

74HC132-Q100; 74HCT132-Q100

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

The 74HC21 provide the 4-input AND function.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

INTEGRATED CIRCUITS. 74F804, 74F1804 Hex 2-input NAND drivers. Product specification Sep 14. IC15 Data Handbook

74HC238; 74HCT to-8 line decoder/demultiplexer

74LV General description. 2. Features. 8-bit addressable latch

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

TIL308, TIL309 NUMERIC DISPLAYS WITH LOGIC

BCD to 7-segment latch/decoder/driver

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

74HC1G125; 74HCT1G125

TIL308, TIL309 NUMERIC DISPLAYS WITH LOGIC

74HC151-Q100; 74HCT151-Q100

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

Dual 2-to-4 line decoder/demultiplexer

INTEGRATED CIRCUITS. 74ALS30A 8-Input NAND gate. Product specification 1991 Feb 08 IC05 Data Handbook

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

74HC594; 74HCT bit shift register with output register

Hex inverting Schmitt trigger with 5 V tolerant input

N-channel TrenchMOS logic level FET

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

74HC153-Q100; 74HCT153-Q100

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

PHB108NQ03LT. N-channel TrenchMOS logic level FET

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

Octal bus transceiver; 3-state

74LV03. 1 General description. 2 Features and benefits. 3 Ordering information. Quad 2-input NAND gate

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

SN54/74LS145 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR 1-OF-10 DECODER/ DRIVER OPEN-COLLECTOR FAST AND LS TTL DATA 5-240

74HC30-Q100; 74HCT30-Q100

Transcription:

SCLS0C MARCH 9 REVISED MAY 99 Compare Two -Bit Words 00-kΩ Pullup Resistors Are on the Q Inputs Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These magnitude comparators perform comparisons of two -bit binary or BCD words. The HC2 feature 00-kΩ pullup termination resistors on the Q inputs for analog or switch data. The SNHC2 is characterized for operation over the full military temperature range of C to 2 C. The SNHC2 is characterized for operation from 0 C to C. SNHC2...J OR W PACKAGE SNHC2... DW OR N PACKAGE (TOP VIEW) P > Q P Q P Q GND 2 9 0 20 9 2 SNHC2... FK PACKAGE (TOP VIEW) P > Q V CC P = Q V CC P = Q Q P Q P Q P FUNCTION TABLE DATA OUTPUTS INPUTS P, Q P = Q P > Q P = Q L H P > Q H L P < Q H H The P < Q function can be generated by applying P = Q and P > Q to a 2-input NAND gate. P Q P 2 20 9 90 2 Q GND P Q P Q P Q Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 99, Texas Instruments Incorporated POST OFFICE BOX 0 DALLAS, TEXAS 2

SCLS0C MARCH 9 REVISED MAY 99 logic symbol 2 COMP 0 P P 9 P P = Q P P P 0 Q 9 Q 2 Q P > Q Q Q Q P = Q P > Q This symbol is in accordance with ANSI/IEEE Std 9-9 and IEC Publication -2. 2 POST OFFICE BOX 0 DALLAS, TEXAS 2

SCLS0C MARCH 9 REVISED MAY 99 logic diagram (positive logic) 9 P=Q 2 P Q P Q 9 P 2 P>Q Q P Q P Q POST OFFICE BOX 0 DALLAS, TEXAS 2

SCLS0C MARCH 9 REVISED MAY 99 absolute maximum ratings over operating free-air temperature range Supply voltage range, V CC.......................................................... 0. V to V Input clamp current, I IK (V I < 0 or V I > V CC ) (see Note ).................................... ±20 ma Output clamp current, I OK (V O < 0 or V O > V CC ) (see Note )................................ ±20 ma Continuous output current, I O (V O = 0 to V CC ).............................................. ±2 ma Continuous current through V CC or GND................................................... ±0 ma DW package................................. 9 C/W N package................................... C/W Storage temperature range, T stg................................................... C to 0 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD, except for through-hole packages, which use a trace length of zero. recommended operating conditions SNHC2 SNHC2 UNIT MIN NOM MAX MIN NOM MAX VCC Supply voltage 2 2 V VCC = 2 V.. VIH High-level input voltage VCC =. V.. V VCC = V.2.2 VCC = 2 V 0 0. 0 0. VIL Low-level input voltage VCC =. V 0. 0. V VCC = V 0. 0. VI Input voltage 0 VCC 0 VCC V VO Output voltage 0 VCC 0 VCC V VCC = 2 V 0 000 0 000 tt Input transition (rise and fall) time VCC =. V 0 00 0 00 ns VCC = V 0 00 0 00 TA Operating free-air temperature 2 0 C PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice. POST OFFICE BOX 0 DALLAS, TEXAS 2

SCLS0C MARCH 9 REVISED MAY 99 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VCC TA = 2 C SNHC2 SNHC2 MIN TYP MAX MIN MAX MIN MAX 2 V.9.99.9.9 IOH = 20 µa. V..99.. VOH VI = VIH or VIL V.9.999.9.9 V IOH = ma. V.9... IOH =.2 ma V...2. 2 V 0.002 0. 0. 0. IOL = 20 µa. V 0.00 0. 0. 0. VOL VI = VIH or VIL V 0.00 0. 0. 0. V IOL = ma. V 0. 0.2 0. 0. IOL =.2 ma V 0. 0.2 0. 0. IIH VI = VCC V 0. 00 000 000 na IIL VI =0 Q inputs V 0 90 0 0 µa All other inputs V 0. 00 000 000 na ICC VI = VCC or 0, IO = 0 V 0 00 00 00 µa Ci 2 V to V 0 0 0 pf UNIT switching characteristics over recommended operating free-air temperature range, C L = 0 pf (unless otherwise noted) (see Figure ) PARAMETER FROM (INPUT) TO (OUTPUT) VCC TA = 2 C SNHC2 SNHC2 MIN TYP MAX MIN MAX MIN MAX 2 V 0 2 tpd P or Q Any. V 2 9 ns V 22 0 2 V 0 9 tt Any. V 22 9 ns V 9 UNIT operating characteristics, T A = 2 C PARAMETER TEST CONDITIONS TYP UNIT Cpd Power dissipation capacitance No load 0 pf PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice. POST OFFICE BOX 0 DALLAS, TEXAS 2

SCLS0C MARCH 9 REVISED MAY 99 PARAMETER MEASUREMENT INFORMATION From Output Under Test Test Point CL = 0 pf (see Note A) Input tplh tphl VCC 0 V LOAD CIRCUIT In-Phase Output 0% 90% 90% tr VOH 0% VOL tf Input 0% 90% 90% tr VCC 0% 0 V tf Out-of-Phase Output tphl 90% 0% 0% tf tplh VOH 90% VOL tr VOLTAGE WAVEFORM INPUT RISE AND FALL TIMES VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT TRANSITION TIMES NOTES: A. CL includes probe and test-fixture capacitance. B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR MHz, ZO = 0 Ω, tr = ns, tf = ns. C. The outputs are measured one at a time with one input transition per measurement. D. tplh and tphl are the same as tpd. Figure. Load Circuit and Voltage Waveforms POST OFFICE BOX 0 DALLAS, TEXAS 2

IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 99, Texas Instruments Incorporated