FIN1531 5V LVDS 4-Bit High Speed Differential Driver

Similar documents
74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs

74ACT825 8-Bit D-Type Flip-Flop

74F379 Quad Parallel Register with Enable

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

74AC08 74ACT08 Quad 2-Input AND Gate

74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

MM74HC00 Quad 2-Input NAND Gate

DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

DM7404 Hex Inverting Gates

MM74HC08 Quad 2-Input AND Gate

74LCX760 Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and Open Drain Outputs

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC32 Quad 2-Input OR Gate

DM74LS05 Hex Inverters with Open-Collector Outputs

CD4049UBC CD4050BC Hex Inverting Buffer Hex Non-Inverting Buffer

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

74AC153 74ACT153 Dual 4-Input Multiplexer

MM74HC244 Octal 3-STATE Buffer

74VHC00 Quad 2-Input NAND Gate

MM74HC154 4-to-16 Line Decoder

MM74HC139 Dual 2-To-4 Line Decoder

MM74HC573 3-STATE Octal D-Type Latch

MM74HCT08 Quad 2-Input AND Gate

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC138 3-to-8 Line Decoder

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

DM74LS02 Quad 2-Input NOR Gate

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC373 3-STATE Octal D-Type Latch

MM74HC251 8-Channel 3-STATE Multiplexer

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74VHC00 Quad 2-Input NAND Gate

DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)

74VHC244 Octal Buffer/Line Driver with 3-STATE Outputs

MM74HC373 3-STATE Octal D-Type Latch

CD4028BC BCD-to-Decimal Decoder

DM74LS08 Quad 2-Input AND Gates

MM74HCT138 3-to-8 Line Decoder

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

74F153 Dual 4-Input Multiplexer


MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

74F109 Dual JK Positive Edge-Triggered Flip-Flop

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

74F30 8-Input NAND Gate

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

74F175 Quad D-Type Flip-Flop

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

74F194 4-Bit Bidirectional Universal Shift Register

MM74C373 MM74C374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

Excellent Integrated System Limited

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

74F537 1-of-10 Decoder with 3-STATE Outputs

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

74VHC393 Dual 4-Bit Binary Counter

74F139 Dual 1-of-4 Decoder/Demultiplexer

74F174 Hex D-Type Flip-Flop with Master Reset

MM74C14 Hex Schmitt Trigger

74VHC125 Quad Buffer with 3-STATE Outputs

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

74AC169 4-Stage Synchronous Bidirectional Counter

74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

CD4028BC BCD-to-Decimal Decoder

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

DM74LS670 3-STATE 4-by-4 Register File

74LVX273 Low Voltage Octal D-Type Flip-Flop

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders

74VHC138 3-to-8 Decoder/Demultiplexer

CD4024BC 7-Stage Ripple Carry Binary Counter

CD4013BC Dual D-Type Flip-Flop

Low Power Quint Exclusive OR/NOR Gate

74F240 74F241 74F244 Octal Buffers/Line Drivers with 3-STATE Outputs

MM74C906 Hex Open Drain N-Channel Buffers


MM74C14 Hex Schmitt Trigger

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

74VHC373 Octal D-Type Latch with 3-STATE Outputs

CD40106BC Hex Schmitt Trigger

DM Bit Addressable Latch

74VHC573 Octal D-Type Latch with 3-STATE Outputs

74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs

74VHC139 Dual 2-to-4 Decoder/Demultiplexer

74VHCT373A Octal D-Type Latch with 3-STATE Outputs

74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset

CD4528BC Dual Monostable Multivibrator

NC7SB3157 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary)

74FR74 74FR1074 Dual D-Type Flip-Flop

CD4021BC 8-Stage Static Shift Register

Transcription:

FIN1531 5V LVDS 4-Bit High Speed Differential Driver General Description This quad driver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver translates 5V TTL/CMOS signal levels to LVDS levels with a typical differential output swing of 350 mv which provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data. The FIN1531 can be paired with its companion receiver, the FIN1532, or with any other Fairchild LVDS receiver. Ordering Code: Features Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code. Function Table August 2001 Revised August 2001 Greater than 400Mbs data rate 5V power supply operation 400ps max differential pulse skew 2.0ns maximum propagation delay Low power dissipation Power-Off protection Meets or exceeds the TIA/EIA-644 LVDS standard Pin compatible with equivalent RS-422 and PECL devices 16-Lead SOIC and TSSOP packages save space Order Number Package Number Package Description FIN1531M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow FIN1531MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Connection Diagram FIN1531 5V LVDS 4-Bit High Speed Differential Driver Input Outputs EN EN D IN D OUT+ D OUT H X H H L H X L L H H X OPEN L H X L H H L X L L L H X L OPEN L H L H X Z Z H = HIGH Logic Level L = LOW Logic Level X = Don t Care Z = High Impedance Pin Descriptions Pin Name Description D IN1, D IN2, D IN3, D IN4 5V TTL/CMOS Data Input D OUT1+, D OUT2 +, D OUT3+, D OUT4+ Non-inverting LVDS Output D OUT1, D OUT2, D OUT3, D OUT4 Inverting LVDS Output EN Driver Enable Pin EN Inverting Driver Enable Pin V CC Power Supply GND Ground 2001 Fairchild Semiconductor Corporation DS500505 www.fairchildsemi.com

FIN1531 Absolute Maximum Ratings(Note 1) Supply Voltage (V CC ) 0.5V to +6V DC Input Voltage (V IN ) 0.5V to +6V DC Output Voltage (V OUT ) 0.5V to +6V Driver Short Circuit Current (I OSD ) Continuous Storage Temperature Range (T STG ) 65 C to +150 C Max Junction Temperature (T J ) 150 C Lead Temperature (T L ) (Soldering, 10 seconds) 260 C ESD (Human Body Model) 8000V ESD (Machine Model) 400V Recommended Operating Conditions Supply Voltage (V CC ) 4.5V to 5.5V Input Voltage (V IN ) 0 to V CC Operating Temperature (T A ) 40 C to +85 C Note 1: The Absolute Maximum Ratings : are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification. DC Electrical Characteristics Over supply voltage and operating temperature ranges, unless otherwise specified Symbol Parameter Test Conditions Min Typ Max (Note 2) Units V OD Output Differential Voltage 250 350 450 mv V OD V OD Magnitude Change from RL = 100Ω, driver enabled, Differential LOW-to-HIGH See Figure 1 25 mv V OS Offset Voltage 1.125 1.25 1.375 V V OS Offset Magnitude Change from Differential LOW-to-HIGH 25 mv I OFF Power Off Output Current V CC = 0V, V OUT = 5.5V 50 µa I OS Short Circuit Output Current V OUT = 0V, Driver Enabled 6 V OD = 0V, Driver Enabled ±6 ma V IH Input HIGH Voltage 2.0 V CC V V IL Input LOW Voltage GND 0.8 V I IN Input Current V IN = 0V or V CC ±20 µa I I(OFF) Power-OFF Input Current V CC = 0V, V IN = 5.5V 50 µa I OZ Disabled Output Leakage Current EN = 0.8V, EN = 2.0V, V OUT = 0V or 7V ±20 µa V IK Input Clamp Voltage I IK = 18 ma 1.5 0.8 V I CC Power Supply Current No Load, V IN = 0V or V CC, Driver Enabled 3.3 6 R L = 100Ω, Driver Disabled 3.4 6 ma R L = 100Ω, V IN = 0V or V CC, Driver Enabled 18 26 C IN Input Capacitance 7 pf C OUT Output Capacitance 4.5 pf Note 2: All typical values are at T A = 25 C and with V CC = 5.0V. www.fairchildsemi.com 2

AC Electrical Characteristics Over supply voltage and operating temperature ranges, unless otherwise specified Symbol Parameter Test Conditions Min Typ Max (Note 3) t PLHD Differential Propagation Delay LOW-to-HIGH 0.5 1.4 2.0 ns t PHLD Differential Propagation Delay HIGH-to-LOW R L = 100 Ω, C L = 10 pf, 0.5 1.4 2.0 ns t TLHD Differential Output Rise Time (20% to 80%) See Figure 2 and Figure 3 (Note 7) 0.6 0.8 1.2 ns t THLD Differential Output Fall Time (80% to 20%) 0.6 0.8 1.2 ns t SK(P) Pulse Skew t PLH - t PHL 0.4 ns t SK(LH), Channel-to-Channel Skew t SK(HL) (Note 4) 0.3 ns t SK(PP) Part-to-Part Skew (Note 5) 1.0 ns f MAX Maximum Frequency(Note 6) 200 250 ns t ZHD LVTTL Output Enable Time from Z to HIGH R L = 100Ω, C L = 10 pf, 5.0 ns t ZLD LVTTL Output Enable Time from Z to LOW See Figure 4 and Figure 5 (Note 7) 5.0 ns t HZD LVTTL Output Disable Time from HIGH to Z 5.0 ns t LZD LVTTL Output Disable Time from LOW to Z 5.0 ns Note 3: All typical values are at T A = 25 C and with V CC = 5V. Note 4: t SK(LH), t SK(HL) is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction. Note 5: t SK(PP) is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits. Note 6: f MAX Criteria: Input t R = t F < 1 ns, 0V to 3V, 50% Duty Cycle; Output V OD > 250 mv, 45% to 55% Duty Cycle; all output channels switching in phase. Note 7: Test Circuits in Figure 2 and Figure 4 are simplified representations of test fixture and DUT loading. Units FIN1531 3 www.fairchildsemi.com

FIN1531 FIGURE 1. Differential Driver DC Test Circuit Note A: Input pulses have frequency = 10 MHz, t R or t F = 1 ns Note B: C L includes all probe and jig capacitances FIGURE 2. Differential Driver Propagation Delay and Transition Time Test Circuit Note A: Input pulses have the following characteristics: Frequency = 10 MHz, t R or t F = 1 ns FIGURE 3. AC Waveforms Note B: C L includes probes and jig capacitance FIGURE 4. Differential Driver Enable and Disable Test Circuit FIGURE 5. Enable and Disable AC Waveforms www.fairchildsemi.com 4

Physical Dimensions inches (millimeters) unless otherwise noted FIN1531 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A 5 www.fairchildsemi.com

FIN1531 5V LVDS 4-Bit High Speed Differential Driver Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16 Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 6 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com

Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Fairchild Semiconductor: FIN1531M FIN1531M_Q