Introduction: the common and the differential mode components of two voltages. differential mode component: v d = v 1 - v 2 common mode component:

Similar documents
Analysis and Design of Analog Integrated Circuits Lecture 7. Differential Amplifiers

Lecture 25 ANNOUNCEMENTS. Reminder: Prof. Liu s office hour is cancelled on Tuesday 12/4 OUTLINE. General considerations Benefits of negative feedback

EE 435 Lecture 13. Cascaded Amplifiers. -- Two-Stage Op Amp Design

Lab 4: Frequency Response of CG and CD Amplifiers.

V DD. M 1 M 2 V i2. V o2 R 1 R 2 C C

EE 435 Lecture 13. Two-Stage Op Amp Design

EE 435. Lecture 10: Current Mirror Op Amps

Polytech Montpellier MEA4 M2 EEA Systèmes Microélectroniques. Analog IC Design

ECEG 351 Electronics II Spring 2017

Lecture 10 OUTLINE. Reading: Chapter EE105 Spring 2008 Lecture 10, Slide 1 Prof. Wu, UC Berkeley

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1

EE 330 Lecture 33. Basic amplifier architectures Common Emitter/Source Common Collector/Drain Common Base/Gate. Basic Amplifiers

EE 435. Lecture 18. Two-Stage Op Amp with LHP Zero Loop Gain - Breaking the Loop

Lecture 36: MOSFET Common Drain (Source Follower) Amplifier.

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

I D based Two-Stage Amplifier Design

ECEG 351 Electronics II Spring 2017

Active filter synthesis based on nodal admittance matrix expansion

Section 1: Common Emitter CE Amplifier Design

ANALYSIS OF POWER EFFICIENCY FOR FOUR-PHASE POSITIVE CHARGE PUMPS

Biasing the CE Amplifier

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

Example: High-frequency response of a follower

The BJT Differential Amplifier. Basic Circuit. DC Solution

FYSE400 ANALOG ELECTRONICS

Mixed Signal IC Design Notes set 4: Broadband Design Techniques

USE OF FILTERED SMITH PREDICTOR IN DMC

v( t) g 2 v 0 sin θ ( ) ( ) g t ( ) = 0

Chapter 5. BJT AC Analysis

Experiment 4: Electrostatic Force

An Improved Logical Effort Model and Framework Applied to Optimal Sizing of Circuits Operating in Multiple Supply Voltage Regimes

Nonlinear Model Reduction of Differential Algebraic Equation (DAE) Systems

Half-circuit incremental analysis techniques

Tip-sample control using quartz tuning forks in near-field scanningoptical microscopes

Circuit Representation of TL s A uniform TL may be modeled by the following circuit representation:

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

PHY 133 Lab 1 - The Pendulum

ESE319 Introduction to Microelectronics. Output Stages

ECE315 / ECE515 Lecture 11 Date:

Bipolar junction transistors

Mixed-Signal IC Design Notes set 1: Quick Summary of Device Models

Electronic Circuits Summary

PhysicsAndMathsTutor.com

DEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

Impact of Time Delays on Stability of Inertia-less Power Systems

Window energy rating systems

Per Unit Analysis. Single-Phase systems

SUPPLEMENTARY INFORMATION

Motion in Two Dimensions Sections Covered in the Text: Chapters 6 & 7, except 7.5 & 7.6

Polytech Montpellier MEA M2 EEA Systèmes Microélectroniques. Analog IC Design

Semiconductor Device Simulation

Lecture 5 Processing microarray data

EE100Su08 Lecture #9 (July 16 th 2008)

Disclaimer: This lab write-up is not

Lecture 7: Transistors and Amplifiers

Comparison of bulk driven, floating gate and sub threshold methods in designing of a typical amplifier

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

when the particle is moving from D to A.

A Mathematical Model for the Fire-extinguishing Rocket Flight in a Turbulent Atmosphere

Design of Analog Integrated Circuits

SOME USEFUL NETWORK THEOREMS

A we connect it in series with a capacitor of capacitance C 160 F. C The circuit thus carries an alternating sinusoidal current i.

11 Free vibrations: one degree of freedom

Renormalization Group Theory

Aorangi (Mt. Cook) we typically view the state of the troposphere on "isobaric surfaces" (surfaces of constant pressure) rather

R 2, R 3, and R 4 are in parallel, R T = R 1 + (R 2 //R 3 //R 4 ) + R 5. C-C Tsai

Problem Set 2 Solutions

Simulations of a Novel All-Optical Flip-Flop Based on a Nonlinear DFB Laser Cavity Using GPGPU Computing

Mod. Sim. Dyn. Sys. Amplifiers page 1

EE 435. Lecture 14. Compensation of Cascaded Amplifier Structures

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )

Switching circuits: basics and switching speed

Week 9: Multivibrators, MOSFET Amplifiers

PI3CH400 4-Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

EE 435. Lecture 23. Common Mode Feedback Data Converters

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Mod. Sim. Dyn. Sys. Amplifiers page 1

Lecture 21. REMINDERS Review session: Fri.11/9,3 5PMin306Soda in 306 (HP Auditorium) Midterm #2 (Thursday 11/15, 3:30 5PM in Sibley Auditorium)

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Operational amplifiers (Op amps)

ENGR-4300 Spring 2009 Test 2. Name: SOLUTION. Section: 1(MR 8:00) 2(TF 2:00) 3(MR 6:00) (circle one) Question I (20 points): Question II (20 points):

The Compact Muon Solenoid Experiment. Conference Report. Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland

Stability and Bifurcation Analysis of Electronic Oscillators: Theory and some Experiments

EE-201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6) None of above

General Purpose Transistors

Interactions with Matter

A Novel Complete High Precision Standard Linear Element-Based Equivalent Circuit Model of CMOS Gyrator-C Active Transformer

ONLINE: MATHEMATICS EXTENSION 2 Topic 6 MECHANICS 6.3 HARMONIC MOTION

Geopotential tendency and vertical motion

(Refer Slide Time: 1:41)

BJT Biasing Cont. & Small Signal Model

Chapter 2. - DC Biasing - BJTs

ARTICLE IN PRESS. Nuclear Instruments and Methods in Physics Research A

Modeling for control of a three degrees-of-freedom Magnetic. Levitation System

Thermostat. Pattern drawing of the thermostat (Wiring side The one which is shown in the pink shows the parts of the external.

ECEN326: Electronic Circuits Fall 2017

Joint multi-target detection and localization with a noncoherent statistical MIMO radar

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

Transcription:

EECTONCS-1 CHPTE 3 DFFEENT MPFES ntroduction: the common and the differential mode components of two voltaes v d v c differential mode component: v d = v 1 - v common mode component: v1 v v c = v 1 v vd with these: v1 vc vd v vc (emark: the same definitions are valid for DC as well.) With these the linear system of equations describin the linear operation of differential amplifiers: v od = vdd v ind + vdc v inc v oc = vcd v ind + vcc v inc v in v o1 v o Taret: as hih vdd as possible. Quality factors for this: - discrimination factor vdd D vcc - CM = Common Mode ejection atio vdd CM vdc Sinle ended differential amplifier (symmetrical input, asymmetrical output): vin1 Vin v o = vd v ind + vc v inc Here, the CM definition: CM vd vc Elec1-Part3-Diffamp.doc 7

EECTONCS-1 Basic connection of the differential amplifier C B V S+ vod E C B v in a) Pure differential mode input (v inc = 0 and = -v in ) The equal manitude but opposite phase current chanes cancel each-other on E, therefore the potential of the common E point does not chane - virtual round. Because of the symmetry the electrical middle point of the load resistance neither does chane - this also a virtually rounded point. From the aspect of one of the transistors the situation on C is the followin: ccordin to this the differentialdifferential voltae ain by means of the ain formula of the CE stae ( 0): V S- v ind / C v od / t / vdd 1( C x Due to the symmetry, the differential input does not result a common output voltae: vcc = 0 ) b) Pure common input: (v ind = 0, = v in = v inc ) Now the equal current chanes flow toether throuh E, therefore from the aspect of one transistor the situation is such as if E had double value. Due to the symmetry the collectors remain equipotential, no current flows throuh as if it were an open circuit. Therefore the equivalent circuit for one transistor now: The voltae ain referrin to the common output due to the common input can be calculated as the ain of the CE stae with a 'deenerated' transistor: v inc C v oc 1C vcc 1 1 E Because of the symmetry there is no differential mode output voltae: vdc = 0. E The quality factors: Cx D 1 1 E C CM = Elec1-Part3-Diffamp.doc 8

EECTONCS-1 (Practice) Numeric example #1 C 7,5k v o1 =10k 10k V S+ = 15V v o C 7,5k Problem: vin1 = 1,005 V and vin = 0,995 V How much are the voltaes v o1 and v o? Solution: (observe DC input couplin) a) Op. point: C0 = 1 m, V C0 = 7.5 V (collector potentials) To this belons 1 = 38 ms. b) nput voltae components: v ind = 0,01 V v inc = 1 V E 7,5k v in V S- = -15,6V c) Gains ( = 0) : vdd = - 1 (C x ) = -114 With this: v od = -1,14 V C vcc 0.5 E With this: v oc = - 0,5 V d) Output voltaes: - eardin only the chane of the collector potentials: v o1 = - 0.5*1,14-0,5 = - 1,07 V v o = + 0.5*1,14-0,5 = 0,07 V - Voltaes that can be measured between the output points and round: V o1 = 7,5 0.5*1,14-0,5 = 6,43 V (V C0 + 0.5v 0d + v 0C ) V o = 7,5 + 0.5*1,14-0,5 = 7,57 V (V C0 0.5v 0d + v 0C ) End of class 6. Common mode rejection in case of asymmetry C1 v odc C Conditions: 0, and 0. Notations: C = C1 C 1 = 1(1) - 1() C = 0.5( C1 + C ) 1 = 0.5( 1(1)+ 1() ) i C1 = 1(1) v B v B i C = 1() v B v B The differential mode output voltae enerated by the pure common mode input voltaes: v inc E v inc v odc = i C C - i C1 C1 = = v B ( 1 0.5* 1 )( C - 0.5* C ) - - ( 1 + 0.5* 1 )( C + 0.5* C ) = = -v B ( C 1 + C 1 ) Expressin v B by v inc : v B = v inc - 1 v B E Elec1-Part3-Diffamp.doc 9

EECTONCS-1 from where: vinc vb 1 1E The common to differential ain: 1 C 1C v 0dc 1 C vdc vinc 1 1E Since - 1 C = vdd, the common mode rejection: vdd 1 1E CM vdc 1 C 1 C Elec1-Part3-Diffamp.doc 30

EECTONCS-1 Versions of circuit arranement a) For the sake of lare b) Usin E-deeneration to stabilise CM (and D) the realisation the ain (by reducin it) of a lare E E E 0 * Here: 1 1 c) Trans-conductance amplifier d) Differential amplifier with symmetric output 1 1 E C1 C C C C C E vin 0 0 E v in The connection can be retraced to the oriinal one (see dashed lines). vin C 1 0 ; So: v o = vd v ind + vc v inc v E One of the collectors is used as a current out- VS- in C 0 vd = - 0.5 vdd = 0.5 1 ( C x ) E put. f both are used, then the output sinal is the difference of the two collector vin currents ( ): this is decided by the (not E shown) connection receivin the currents. 1 C x vc vcc 1 1E The notion of invertin and non-invertin inputs. Elec1-Part3-Diffamp.doc 31

EECTONCS-1 e) Two-stae differential amplifier with direct couplin C1 C1 E E V S+ N1 0V E1-0.6V E1 E E N 0V B E1 E1 C v 0 V S- Supposin that B 0, find the necessary value of C to et direct output couplin. E1 E C 1 0.6 V 1 E1 V E S E1 C1 E S 0.6 Elec1-Part3-Diffamp.doc 3