INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS ogic Package Outlines 74C/CT74 Octal D-type flip-flop; positive edge-trigger; File under Integrated Circuits, IC06 December 1990
Octal D-type flip-flop; positive edge-trigger; 74C/CT74 FEATURES non-inverting outputs for bus oriented applications 8-bit positive edge-triggered register Common output enable input Independent register and buffer operation Output capability: bus driver I CC category: MSI QUICK REFERENCE DATA GND = 0 V; T amb =2 C; t r =t f = 6 ns GENERA DESCRIPTION The 74C/CT74 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TT (STT). They are specified in compliance with JEDEC standard no. 7A. The 74C/CT74 are octal D-type flip-flops featuring separate D-type inputs for each flip-flop and non-inverting outputs for bus oriented applications. A clock (CP) and an output enable (OE) input are common to all flip-flops. The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the OW-to-IG CP transition. When OE is OW, the contents of the 8 flip-flops are available at the outputs. When OE is IG, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. The 74 is functionally identical to the 64, but has non-inverting outputs. The 74 is functionally identical to the 374, but has a different pinning. TYPICA SYMBO PARAMETER CONDITIONS C CT UNIT t P/ t P propagation delay CP to Q n C = 1 pf; V CC = V 14 1 ns f max maximum clock frequency 123 76 Mz C I input capacitance 3. 3. pf C PD power dissipation capacitance per flip-flop notes 1 and 2 22 2 pf Notes 1. C PD is used to determine the dynamic power dissipation (P D in µw): P D =C PD V 2 CC f i + (C V 2 CC f o ) where: f i = input frequency in Mz f o = output frequency in Mz (C V 2 CC f o ) = sum of outputs C = output load capacitance in pf V CC = supply voltage in V 2. For C the condition is V I = GND to V CC For CT the condition is V I = GND to V CC 1. V ORDERING INFORMATION See 74C/CT/CU/CMOS ogic Package Information. December 1990 2
74C/CT74 PIN DESCRIPTION PIN NO. SYMBO NAME AND FUNCTION 1 OE output enable input (active OW) 2, 3, 4,, 6, 7, 8, 9 D 0 to D 7 data inputs 10 GND ground (0 V) 11 CP clock input (OW-to-IG, edge-triggered) 19, 18, 17, 16, 1, 14, 13, 12 Q 0 to Q 7 flip-flop outputs 20 V CC positive supply voltage Fig.1 Pin configuration. Fig.2 ogic symbol. Fig.3 IEC logic symbol. December 1990 3
74C/CT74 FUNCTION TABE OPERATING MODES load and read register load register and disable outputs INPUTS INTERNA OUTPUTS OE CP D n FIP-FOPS Q 0 to Q 7 l h l h Z Z Notes 1. = IG voltage level h = IG voltage level one set-up time prior to the OW-to-IG CP transition = OW voltage level l = OW voltage level on set-up time prior to the OW-to-IG CP transition Z = IG impedance OFF-state = OW-to-IG clock transition Fig.4 Functional diagram. Fig. ogic diagram. December 1990 4
74C/CT74 DC CARACTERISTICS FOR 74C For the DC characteristics see 74C/CT/CU/CMOS ogic Family Specifications. Output capability: bus driver I CC category: MSI AC CARACTERISTICS FOR 74C GND = 0 V; t r =t f = 6 ns; C = 0 pf SYMBO t P / t P t PZ / t PZ t PZ / t PZ PARAMETER propagation delay 47 CP to Q n 17 14 44 output enable time OE to Q n 16 13 39 output disable time OE to Q n 14 11 t T / t T output transition time 14 4 t W t su t h f max clock pulse width IG or OW set-up time D n to CP hold time D n to CP maximum clock pulse frequency T amb ( C) 74C +2 40 to +8 40 to +12 min. typ. max. min. max. min. max. 80 16 14 60 12 10 30 3 14 4 6 2 2 0 0 0 37 112 133 10 30 26 140 28 24 12 2 21 60 12 10 100 20 17 7 1 13 4.8 24 28 190 3 33 17 3 30 1 31 26 7 1 13 120 24 20 90 18 1 4.0 20 24 22 4 38 210 42 36 190 38 32 90 18 1 UNIT TEST CONDITIONS V CC (V) 4. 4. 4. 4. 4. 4. 4. Mz 2.0 4. WAVEFORMS Fig.7 Fig.7 Fig.8 Fig.8 December 1990
74C/CT74 DC CARACTERISTICS FOR 74CT For the DC characteristics see 74C/CT/CU/CMOS ogic Family Specifications. Output capability: bus driver I CC category: MSI Note to CT types The value of additional quiescent supply current ( I CC ) for a unit load of 1 is given in the family specifications. To determine I CC per input, multiply this value by the unit load coefficient shown in the table below. INPUT D n OE CP UNIT OAD COEFFICIENT 0. 1.2 1. AC CARACTERISTICS FOR 74CT GND = 0 V; t r =t f = 6 ns; C = 0 pf T amb ( C) TEST CONDITIONS 74CT SYMBO PARAMETER UNIT V +2 40 to +8 40 to +12 CC WAVEFORMS (V) min. typ. max. min. max. min. max. t P / t P propagation delay 18 33 41 0 ns 4. CP to Q n t PZ / t PZ output enable 19 33 41 0 ns 4. Fig.7 time OE to Q n t PZ / t PZ output disable 16 28 3 42 ns 4. Fig.7 time OE to Q n t T / t T output transition time 12 1 18 ns 4. t W t su t h f max clock pulse width IG or OW set-up time D n to CP hold time D n to CP maximum clock pulse frequency 16 7 20 24 ns 4. 12 3 1 18 ns 4. Fig.8 1 ns 4. Fig.8 30 69 24 20 Mz 4. December 1990 6
74C/CT74 AC WAVEFORMS (1) C : V M = 0%; V I = GND to V CC. CT: V M = 1.3 V; V I = GND to 3 V. (1) C : V M = 0%; V I = GND to V CC. CT: V M = 1.3 V; V I = GND to 3 V. Waveforms showing the clock input (CP) pulse width, the CP input to output (Q n ) propagation delays, the output transition times and the maximum clock pulse frequency. Fig.7 Waveforms showing the enable and disable times. PACKAGE OUTINES See 74C/CT/CU/CMOS ogic Package Outlines. The shaded areas indicate when the input is permitted to change for predictable output performance. (1) C : V M = 0%; V I = GND to V CC. CT: V M = 1.3 V; V I = GND to 3 V. Fig.8 Waveforms showing the data set-up and hold times for D n input to CP input. December 1990 7
This datasheet has been download from: www.datasheetcatalog.com Datasheets for electronics components.