3JTech PP TTL/RS232. User s Manual & Programming Guide

Similar documents
CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

Generated by Foxit PDF Creator Foxit Software For evaluation only.

HF SuperPacker Pro 100W Amp Version 3

Quickfilter Development Board, QF4A512 - DK

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

SVS 5V & 3V. isplsi_2032lv

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

P300. Technical Manual

DO NOT POPULATE FOR 721A-B ASSY TYPE

U1-1 R5F72115D160FPV

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

H-LCD700 Service Manual

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

CD300.

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

GR16. Technical Manual. 10 M SPS, 16-bit Analog Signal Digitizer up to 8MB FIFO

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Grabber. Technical Manual

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM

POWER Size Document Number Rev Date: Friday, December 13, 2002

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

VCC R4 10K ANA1 EXT-A1 EXT-A2 ANA2 C10 10NF/50V C11. DispKey.sch EXT-DATA EXT-SCK LCD-E KEY-E LCD-E. U_SpiUsb SpiUsb.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

All use SMD component if possible

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

74LVC1G General description. 2. Features. Single D-type flip-flop with set and reset; positive edge trigger

Octal D-type transparent latch; 3-state

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74HC164; 74HCT bit serial-in, parallel-out shift register

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4.

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

Stand by & Multi Block

MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K

Reference Schematic for LAN9252-HBI-Multiplexed Mode

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

PRIMARE A32 Power Amplifier Service Manual

Channel V/F Converter

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

RTL8211DG-VB/8211EG-VB Schematic

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

MT9V128(SOC356) 63IBGA HB DEMO3 Card

DP CoiNel Technology Solutions LLP GND GND GND GND. ETH_RST is connected to P1.28 GND GND GND GND GND GND GND GND GND ED 1. Vcc O 3 GND IOGND 35

Am186CC and Am186CH POTS Line Card

Standard Products UT54ACS273/UT54ACTS273 Octal D-Flip-Flops with Clear. Datasheet December 16, 2011

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

Applicable for MouseWarrior24

PCAN-MicroMod Evaluation Kit. Test and Development Environment for the PCAN-MicroMod. User Manual

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

Spectech. ST400 Scintillation Processor. Operating Manual

VFD CONTROLLER DISPLAY BOARD ASSEMBLY REV D

NOTE: please place R8 close to J1

P&E Embedded Multilink Circuitry

PAGENET88 ZONE PAGING SYSTEM

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

Transcription:

JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry, 9 US Tel: --9 00 info@jtech.com

Revision History Revision ate hanges.0 Oct,00 First Release / Kiwi Huang. Oct 9,00 onnector definition. Related ocuments or Files ) SI0 silicon data sheet ) IPx S-P0-00 modem chip set data sheet ) PP-00 T command sets.. Table of ontents General escription pplication Specification onnector definition Mechanical rawing Schematic.. JTech o., Ltd. onfidential http://www.jtech.com

General escription The PP-00TTL is a highly integrated, low-cost, high performance, and low-power dissipation modem module. This module implements V.90 to achieve Internet connection rates up to Kbps, supporting existing V. data mode, lass FX mode. provide a TTL level serial interface for connecting to TE terminal and provide reliable connection with connection rate ranging from 00bps up to 00bps pplication Stand-alone modem Set-top box. Internet ccess. Remote ccess and control. Fax server. JTech o., Ltd. onfidential http://www.jtech.com

Specification. ata mode capabilities:. ITU-T V.90. ITU-T V.. ITU-T V.bis, V.. ITU-T V.bis,V.. ITU-T V., V.. ell. ell 0. FX mode capabilities:. ITU-T V., V.9, V.ter, and V. h. TI/EI class FX. V. error correction (LPM and MNP). V.bis and MNP class data compression. World wide call progress tone detection. Operating system support: OS, Windows 9, Windows 9, Windows NT, Windows ME and Windows 000. TI/EI 0 standard for T command set. TE speed up to 00 JTech o., Ltd. onfidential http://www.jtech.com

onnector efinition Honda pin RS- interface. Pin# Signal irection Function/omments RTS# Input Request To Send. (RS- Level) TS# Output lear To Send. (RS- Level). SR# Output ata Set Ready. (RS- Level) RX# Output Receive ata (RS- Level) TX# Input Transmit ata (RS- Level) RI# Output Ring Indicator (RS- Level) # Output ata arrier etect. (RS- Level) TR# Input ata Terminal Ready. (RS- Level) 9 ommon Signal Ground 0 ommon Signal Ground. ommon Signal Ground 9.V Input Power Source input 9.V /00m. JTech o., Ltd. onfidential http://www.jtech.com

onnector efinition J RS- TTL interface Pin# Signal irection Funvtion/omment Input Power source V /00m Input Input ommon Signal Ground ommon Signal Ground ommon Signal Ground 9 ommon Signal Ground 0 MRLE# Output Modem ready LE output. SR Output ata Set Ready. (RS- TTL Level) TR_N Input ata Terminal Ready. (RS- TTL Level) TS_N Output lear To Send. (RS- TTL Level) RTS_N Input Request To send. (RS- TTL Level). _N Output ata arrier etect. (RS- TTL Level) RI_N Output Ring Indictor. (RS- TTL Level). RX Output Receive ata. (RS- TTL Level) TX Input Transmit ata. (RS- TTL Level) 9 ommon Signal Ground. 0 ommon Signal Ground. RST# Input Reset Low active. TIP i-irec. Phone Line RING i-irec. Phone Line. JTech o., Ltd. onfidential http://www.jtech.com

JTech o., Ltd. onfidential http://www.jtech.com

From atery V S G PP-00.SN. PP(T)-00/ (0.ZIP) Thursday, March, 00 Title Size ocument Number Rev ate: Sheet of 9.V RST# H_LE H_LE RI# # TX# RX# TS# SR# RTS# TR# SR TR_N 9.V Vbat Vbat V9 V9 R 0 SR0S/ O- Q MMT90/ SOT- SR0S O- U HIN0 SOP/SSOP 0 9 9 0 + - + - TIN TIN TIN TIN TIN ROUT ROUT ROUT V+ V- TOUT TOUT TOUT TOUT TOUT RIN RIN RIN 0.u 00 R 0 SR0S O- R NI 0 N LL- R K R 0 SW SK0 0 S S S S S' S' S' S' 0.u J Female Header IP/.mm 9 9 0 0 0.u 0.u 0.u Q MMT90/ SOT- 0.u R NI R K U IRF0TR SO- JP Honda pin 9 0 R9.K R0 0/ R K/ R.K R.K/ R K 0.u R K/ 00uF/0V x IP Q MPT90 SOT- R 0 Q MPT90 SOT- SR0S O- R.K U IS SOP VIN UTY /SHN F S+ S- RI R 0K L uh SM 9 00uF/0V x IP LE LE/EL09EGW/R IP T Molex P/M able/wg TX TS_N RI_N TR_N TR_N RTS_N _N RX TIP RTS_N TX TR_N _N TS_N RING RI_N RX RST# MRLE# MRLE#

+ 0 pf 00 pf 00 Y +.V.9MHz T/9US U _R ISO 0 0. uf 00 RTS_N RX TX TS_N RESET_N 0. uf LKIN/XTLI SO/ XTLO / LKOUT/0 ES/ FSY/ 0 V. ISO 9 V. V RTS/ V 9 RX/R SI/ 0 TX/WR RI/ TS/S INT/0 RESET OUT/INT Sixx pin TSSOP _N TR_N RI_N OUT +.V 0. uf 0. uf 00 R 0 00 Z ZMM. V 0. uf LL- V99 SOT- 9 00 0 pf uf/v U I-X IN OUT SOT-9 0.u +.V +.uf/v 0 +.uf/v 0 9 may be used for reducing emissions. +.V R9 0K SPK KSF9P IP Pitch:.mm 0u/V x IP LM 0.u R 0 U + - uf/v R 0K R0.K 000p 0.u OUT OUT RST# 0.u U V OUT RNV0 SOT-- RESET_N Title Sixx, onnector Size ocument Number Rev PP-00.SN. Thursday, March, 00 ate: Sheet of

PP-00.SN. IPx/I Plus orp. Thursday, March, 00 Title Size ocument Number Rev ate: Sheet of FLHWR FLHWR PSEN PSEN SPO_T SPO_R SPO_FR F_LK RI_N POR\ OH\ RESET_N SP_SLK SPO_R OH\ POR\ F_LK SP_SLK SPO_T RI_N SPO_FR OUT +.V +.V +.V +.V +.V +.V +.V +.V +.V +.V R9 0 R0 0 R 0 0.u Y.MHz 9/US 0.u p p L E p Q MPT90 SOT- 0.u R NI 0.u L.uH 0 R 0.u 9.u/V 0 + 00uF/V x IP U0 IPx 9 0 9 0 9 0 9 0 9 0 9 0 9 0 9 0 9 90 9 9 9 9 9 9 9 9 99 00 0 0 0 0 0 0 0 0 09 0 9 0 TR# V.V RX#.V.V TX# ORST T.V RTS# SR# TS# MRLE# TRLE# # LE# HSLE# RI# OH# V.V.V FLHWR# PSEN# EXT/INT_ROM H0 H H H H H H H H H9 V.V H0 H H H H H H H V.V T0 R0 SLK FS0 OELK.V H0 H H H H H H H V.V OUT0 OUT OSI OSO.V.V OUT OUT OUT OUT OUT OUT LS# EET EESK EES V.V RESET#.V.V.V VOUTR 0.u 0 0.u L ead 00 U MX9F00(Kx) PL 0 9 9 9 0 0 0 9 0 ~WE ~E ~OE 0 VPP 0.u R 0K 0.u R.K R NI U 9-. S SK I O ORG + 0.uF/V 0 R K 9 0.u R R R M R 0 U9 SI0 SOI pin 9 0 MLK FSY SLK V SO SI F RESET OUT M V M0 RGT OFHK TR_N RTS_N TS_N _N TX RX ISO _R OUT MRLE# RI_N

+ Q R.K R.K R9.K + 0.uF/V Tant 0.uF/V ase P SOT- R K 00 R0 0 00 Q MMT SOT- Unless specified otherwise, capacitors are +/- 0 %, V 0 pf 0 IP/.mm IP/.mm R 0 00 U Si0 SOI pin TST/QE TX/FILT TST/T /FILT I RX REXT RNG T/REXT RNG /REF 0 Q /VREG 9 QE VREG Z V99 SOT-. V LL- 0. uf 00 R R 0K. 00 00 0 0. uf 00 + 0. uf 0 0M/0V R 0 0 R0 00 R. K 00 pf 00 Z V LL- R R R9.K.K.K Q MMT9 SOT- R 0 K 00 9 0.0 uf 00 Unless specified otherwise, resistors are +/- %, / W nf/ni 0 V Q9 MMT SOT- 0K/KV 0 R L 0uH TR0-0 0 F F Raychem RING 0K/KV 0 0.0u 00 9 0.0u 00 00p 0 V K R MP00S SOT- 9 MP00S SOT- R 0 M R 0 M pf 00 0 pf 00 R 0 00 R 0 00 L 0uH 0 0 F 0 RV IP/P:mm V P00S SM R NI 0 J PJS-0ST 00p 0 V K 0 IP/.mm 0 000 pf 0 000 pf 0 TIP IP/.mm Title Size ocument Number Rev PP-00.SN. Thursday, March, 00 ate: Sheet of