ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

Similar documents
PTN3356 Evaluation and Applicaiton Board Rev. 0.10

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Features 3.3 A, 20 V. V F < A (T J = 125 o C). V F < A. V F < A. TA=25 o C unless otherwise noted

SVS 5V & 3V. isplsi_2032lv

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

AKD4554-E Evaluation board Rev.0 for AK4554

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

( ) CAGE ASSEMBLY ( )

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

Renesas Starter Kit for RL78/G13 CPU Board Schematics

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

DO NOT POPULATE FOR 721A-B ASSY TYPE

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

PC100 Memory Driver Competitive Comparisons

GP 00 CAGE ASSEMBLY ( ) (DIM.A) EMI SPRING EMI SPRING ( ) ( ) AS SHOWN CONTACT ORGANIZER HOUSING

H-LCD700 Service Manual

EMI SPRINGS OUTER LIGHT PIPES , SCALE 5:1 REVERSED OUTER LIGHT PIPES , SCALE 5:1

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

Reference Schematic for LAN9252-HBI-Multiplexed Mode

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

USB INTERFACE PAGE 6 ADS4449/ADS58H40 INTERFACE CONNECTOR TO TSW1400 PAGE 7

SS V Subminiature, radial leaded, time-delay fuses

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Channel V/F Converter

DETAIL CAGE ASSEMBLY MATERIAL: NICKEL SILVER, 0.25 THICK HEAT SINK MATERIAL: HEAT SINK CLIP MATERIAL: STAINLESS STEEL

PHOTODARLINGTON OPTOCOUPLERS

4-PIN PHOTOTRANSISTOR OPTOCOUPLERS

AOZ Ultra Low Capacitance One-line Bi-directional TVS Diode. Features. General Description. Applications. Signal Line

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

Features V F < A (T J = 125 C) V F < A V F < A. TA=25 o C unless otherwise noted

INSTALLING TRAK SPORT TIRE CHAINS ON 20 MODEL 3 TIRES

74ACT825 8-Bit D-Type Flip-Flop

PRELIMINARY GP 00 MATERIAL MINIMUM PITCH DIMENSION. 3. MATES WITH QSFP MSA COMPATIBLE TRANSCEIVER. 2D BARCODE AND DATE CODE

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

SN54HC42, SN74HC42 4-LINE TO 10-LINE DECODERS (1 of 10)

AOZ8231A. One-line Bi-directional TVS Diode. Features. General Description. Applications

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

4N25 4N26 4N27 4N28. MAXIMUM RATINGS (TA = 25 C unless otherwise noted) SCHEMATIC. Order this document by 4N25/D STANDARD THRU HOLE

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

[AKD5384] AK5384 Evaluation Board Rev.A

4-PIN PHOTOTRANSISTOR OPTOCOUPLERS

NC7SP05 TinyLogic ULP Inverter (Open Drain Output)

USB INTERFACE PAGE 6 INTERFACE CONNECTOR TO TSW1400 PAGE 7

QT-Brightek SMD Super Thin Display Series Single Digit Display

74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

A01 REVISIONS DWG-CONV, DC-DC, 24VI, 5.1VO RELEASE RLS 7/18/01. Supplier Change Restrictions

THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board

DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)

= 25 o C unless other wise noted Symbol Parameter N-Channel P-Channel Units. Drain-Source Voltage V. Gate-Source Voltage 8-8 V I D

SY10/100EL11V. General Description. Precision Edge. Features. Pin Names. 5V/3.3V 1:2 Differential Fanout Buffer. Revision 10.0

MOC205-M MOC206-M MOC207-M MOC208-M

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

MOC8111 MOC8112 MOC8113

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

74F153 Dual 4-Input Multiplexer

KH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application

P300. Technical Manual

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

HF SuperPacker Pro 100W Amp Version 3

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

Evaluation Board for 8-/10-/12-Bit, Parallel Input, Dual-Channel, Current Output DAC EVAL-AD5428/AD5440/AD5447EB

3 EUROPOWER PMP6000 PCB Schematic behringer.com

CD4013BC Dual D-Type Flip-Flop

PRELIMINARY GP 00 MATERIAL. MINIMUM PC BOARD THICKNESS: SINGLE SIDED = 1.45mm BELLY TO BELLY = 2.25mm PADS AND VIAS CHASSIS GROUND 1X2 CAGE ASSEMBLY

NC7SVU04 TinyLogic ULP-A Unbuffered Inverter

AOZ8822. Ultra-Low Capacitance Two-line TVS Diode. General Description. Features. Applications

DM7404 Hex Inverting Gates


FAN4040 Precision Micropower Shunt Voltage Reference

AOZ6115 High Performance, Low R ON, SPST Analog Switch

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

CD300.

NDS8947 Dual P-Channel Enhancement Mode Field Effect Transistor

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Quickfilter Development Board, QF4A512 - DK

74F109 Dual JK Positive Edge-Triggered Flip-Flop

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

LM148 Low Power Quad 741 Operational Amplifier

74F194 4-Bit Bidirectional Universal Shift Register

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

single single single yellow S HH H Maximum Ratings at T A = 25 C, unless otherwise specified Parameter Symbol Value Unit Diode reverse voltage V R

QT-Brightek PLCC4 Series PLCC4 RGB LED

5 V 64K X 16 CMOS SRAM

QT-Brightek PLCC Series

Transcription:

ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG). The kit is powered by two. V batteries (see Figure ). The development board can also be powered using an adjustable power supply connected to input jack J. This product user guide helps you to install the batteries supplied with the accessory kit and tells how to verify proper development board operation. Kit ontents The kit contents are listed below: One development board with no silicon installed Two. V batteries pplying Power to evelopment oard Follow the steps below to apply battery power to the development board:. Install the two. V batteries in the battery holder on the bottom of the development board. When installing the batteries, ensure that the batteries are fully seated in the battery holder by rotating each battery after snapping it into place.. Set switch SW (see Figure ) to the TTERY position. Follow the steps below to use an adjustable power supply to the development board:. Set switch SW (see Figure ) to the EXTERNL position.. onnect the adjustable power supply to jack J (see Figure ). For more information on using the rimzon development board accessory kit to develop IR applications, refer to the rimzon In-ircuit Emulator User Manual (UM0). opyright 00 by Zilog, Inc. ll rights reserved. www.zilog.com

rimzon evelopment oard Kit Switch SW External Power Jack J Figure. rimzon evelopment oard Kit PUG000-0 Page of

rimzon evelopment oard Kit 0.0uF R 0K R K 0.0uF R 0 ohm R 0K 0 R.M ohm UE HU0 U HU0 R 0K UF HU0 R 0K U HU0 00PF J HR/PIN x HR# J0 U HU0 NME INTERNL IR MP EXTERNL IR MP R 00PF.K ohm R 0K J HR/PIN x U HU0 SHUNT POSITION - ON - ON - ON EFULT: - ON J0 0.uF LTR- P J P0 P0 P0 P0 P0 P0 P0 PORT 0 J P0 P P P P P P P PORT J P0 P P P P P P P PORT TEST POINTS P_OUT P_OUT U 0 T -pin PIP socket P_OUT R 0 ohm efault: On V WP SL S R0 0 ohm RE J HR/PIN x R 0K R 0K R 0 ohm SL S LTE-0 Q N0 U V+ + P FEM/RT 0.uF 0.uF Tx Rx 0 0.uF - V- + - TOUT TIN ROUT J RIN V EN SHN SP0E 0.uF 0.uF RX J TX efault: OFF P0 efault: OFF P HR# NME EFULT SHUNT POSITION J Tx Enable - OFF J Rx Enable - OFF 00 Santa Teresa lvd San Jose, 0--00 ZLF EVELOPMENT OR Size ocument Number Rev 0-00G Monday, ugust, 00 ate: Sheet of Figure. Schematics ( of ) PUG000-0 Page of

rimzon evelopment oard Kit Y P P MHZ P P pf pf P P P P0 P0 P0 P0 VT XOUT XIN P P P P 0 U P P P P0 P0 P0 P0 V XTL XTL P P P P P P P P P0 P0 VSS P0 P0 0 P0 P P P pin socket P P P P P0 P0 P0 P0 P0 P P P P P P P P P P0 VT XOUT XIN P P P 0 0pin socket SL S U P P P P0 V XTL XTL P P P P 0 P P P P0 VSS P0 /P0 P P EFULT - ON - ON SL S P P P P P0 P0 P P J0 P P J LE P0 P0 P0 P0 P0 P0 P0 LE LE LE LE LE LE LE LE SW IP/POS EFULT OFF LE LE LE LE LE LE R 0 ohm R 0 ohm R 0 ohm R 0 ohm R 0 ohm R0 0 ohm RE RE RE RE RE RE S SL J I HR/PIN x LE LE R 0 ohm R 0 ohm 0 RE RE P0 P0 P0 P0 P0 P0 P0 P0 P0 P0 P0 P0 P0 P0 SW 0 R P0 P P P P P P P P0 P P P P P P P SW 0 R P0 P P P P P P P P0 P P P P P P P SW P_OUT P_OUT P_OUT P_OUT P_OUT P_OUT P_OUT P_OUT 0 R R P_OUT K J Q N0 IP/POS EFULT LL OFF 0K ohm IP/POS EFULT LL OFF 0K ohm IP/POS EFULT LL ON 0K ohm P HR/PIN x EFULT - ON R 0K JP HR/PIN x P = EUG 00 Santa Teresa lvd San Jose, 0--00 ZLF EVELOPMENT OR Size ocument Number Rev 0-00G Monday, September 0, 00 ate: Sheet of Figure. Schematics ( of ) PUG000-0 Page of

rimzon evelopment oard Kit LEL: EXTERNL 0.uF + 0uF U Vin J T Vout LT0M R ohm + 0uF 0.0uF SW EG LEL: TTERY J R EFULT: ON HR/PIN x 00 ohm R 00 OHM R0 ohm R ohm POWER SUPPLY J GREEN T PJ-00 TTERY NOTE: T use battery holder J J J J 00 Santa Teresa lvd San Jose, 0--00 ZLF EVELOPMENT OR Size ocument Number Rev 0-00G Wednesday, September, 00 ate: Sheet of Figure. Schematics ( of ) PUG000-0 Page of

rimzon evelopment oard Kit OL OL OL OL OL OL OL OL OL0 OL OL OL OL OL OL OL0 J K SUR MOE K K SUR ON / TT HOL K0 K FRONT / YELLOW ENTER / RE RER / GREEN ELY / LUE ELY UP / TT OFF ELY N / TT ON K K K K K K K K K K K ROW0 ROW0 P0 P0 P P P P P P P P P P P P P P 0 OL0 OL OL OL OL OL OL OL IS TPE TUNNER TELEVISION VIEO VIEO UIO TEST K K K K0 K K K K ROW ROW HR/PIN x EFULT LL ON K K K SP MOE RE STOP PLY PUSE REW FF V K K K K K K K SP ON K0 K PIP K K SWP K K0 ROW ROW ROW ROW P0 P0 P0 P0 P0 P0 P0 P0 P0 P0 P0 P0 P0 P0 J 0 ROW0 ROW ROW ROW ROW ROW ROW ROW TV K ST K V K K K K K H+ K ROW ROW HR/PIN x EFULT LL ON VR MP UX GUIE H- K K0 K K K K K K ROW ROW LE INFO RELL VOL+ ROW ROW K K K K0 K K K K POWER MUTE MENU EXIT 0 ENTER SELET VOL- ROW ROW KEYP 00 Santa Teresa lvd San Jose, 0--00 ZLF EVELOPMENT OR Size ocument Number Rev 0-00G Monday, ugust, 00 ate: Sheet of Figure. Schematics ( of ) PUG000-0 Page of

rimzon evelopment oard Kit G PRO V G PRO0 V PROTO-TYPE S S S S S S S S cap_00 cap_00 SREW SREW SREW SREW G PRO V G PRO V H Holder x STNOFF STNOFF STNOFF STNOFF cap_00 cap_00 MH MH MH MH SO_U G PRO V cap_00 G PRO V cap_00 prou Y Y M HOLE M HOLE M HOLE M HOLE IPSO-x for U PIP G PRO V cap_00 G PRO V cap_00 LMP S SHUNT J/- SHUNT J/- SHUNT J/- SHUNT J0/- SHUNT J0/- SHUNT J/- U_ONN U_ONN U_ONN U_ONN G PRO V cap_00 G0 PRO V0 cap_00 prou SNLV0 SHUNT SHUNT SHUNT0 SHUNT SHUNT SHUNT SHUNT SHUNT J/- J/- J/- J/- J/-0 J/- J/- J/- V V N_VI N_VI V V N_VI N_VI prou SHUNT SHUNT SHUNT SHUNT SHUNT0 SHUNT SHUNT SHUNT J/- J/- J/- J/- J/-0 J/- J/- J/- U U for U PIP U U for U 0PIP V N_VI N_VI V N_VI N_VI G N_VI SNLV00 SHUNT SHUNT SHUNT J0/- J0/ J0/ HRWRE V V N_VI V N_VI V0 N_VI0 G N_VI G G N_VI G N_VI G N_VI N_VI0 G0 N_VI N_VI N_VI G G G PROTO-TYPE RE FOOTPRINT 00 Santa Teresa lvd San Jose, 0--00 ZLF EVELOPMENT OR Size ocument Number Rev 0-00G Monday, ugust, 00 ate: Sheet of Figure. Schematics ( of ) PUG000-0 Page of

rimzon evelopment oard Kit Warning: O NOT USE IN LIFE SUPPORT LIFE SUPPORT POLIY ZILOG'S PROUTS RE NOT UTHORIZE FOR USE S RITIL OMPONENTS IN LIFE SUPPORT EVIES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN PPROVL OF THE PRESIENT N GENERL OUNSEL OF ZILOG ORPORTION. s used herein Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. ocument isclaimer 00 by Zilog, Inc. ll rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, IN. OES NOT SSUME LIILITY FOR OR PROVIE REPRESENTTION OF URY OF THE INFORMTION, EVIES, OR TEHNOLOGY ESRIE IN THIS OUMENT. ZILOG LSO OES NOT SSUME LIILITY FOR INTELLETUL PROPERTY INFRINGEMENT RELTE IN NY MNNER TO USE OF INFORMTION, EVIES, OR TEHNOLOGY ESRIE HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering. rimzon is a registered trademark of Zilog, Inc. ll other product or service names are the property of their respective owners. PUG000-0 Page of