Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

Similar documents
HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

5-stage Johnson decade counter

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

The 74LV08 provides a quad 2-input AND function.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

BCD to 7-segment latch/decoder/driver

The 74LVC1G02 provides the single 2-input NOR function.

74AHC2G126; 74AHCT2G126

4-bit magnitude comparator

74AHC1G00; 74AHCT1G00

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

The 74LV32 provides a quad 2-input OR function.

74AHC1G14; 74AHCT1G14

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

The 74LVC1G11 provides a single 3-input AND gate.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

N-channel TrenchMOS logic level FET

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

N-channel TrenchMOS logic level FET

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

60 V, 0.3 A N-channel Trench MOSFET

PHP110NQ08T. N-channel TrenchMOS standard level FET

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.

PHB108NQ03LT. N-channel TrenchMOS logic level FET

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

Octal bus transceiver; 3-state

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

Silicon N-channel dual gate MOS-FET IMPORTANT NOTICE. use

74HC594; 74HCT bit shift register with output register

74LV General description. 2. Features. 8-bit addressable latch

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

Dual 2-to-4 line decoder/demultiplexer

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

74HC151-Q100; 74HCT151-Q100

8-channel analog multiplexer/demultiplexer with injection-current effect control

HEF4024B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 7-stage binary counter

BCD to 7-segment latch/decoder/driver

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

Low-power dual Schmitt trigger inverter

Passivated ultra sensitive gate thyristor in a SOT54 plastic package. Earth leakage circuit breakers or Ground Fault Circuit Interrupters (GFCI)

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

74HC238; 74HCT to-8 line decoder/demultiplexer

74AHC1G66; 74AHCT1G66

150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

BUK A. N-channel TrenchMOS standard level FET

74HC153-Q100; 74HCT153-Q100

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

The 74LV08 provides a quad 2-input AND function.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

N-channel TrenchMOS standard level FET

74HC132-Q100; 74HCT132-Q100

65 V, 100 ma NPN/PNP general-purpose transistor. Table 1. Product overview Type number Package NPN/NPN PNP/PNP Nexperia JEITA

N-channel TrenchMOS logic level FET

Octal D-type transparent latch; 3-state

The 74AUP2G34 provides two low-power, low-voltage buffers.

BCM857BV; BCM857BS; BCM857DS

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

BUK B. N-channel TrenchMOS logic level FET

BUK B. N-channel TrenchMOS standard level FET

Low-power configurable multiple function gate

The 74HC21 provide the 4-input AND function.

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

Low-power configurable multiple function gate

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

74HC280; 74HCT bit odd/even parity generator/checker

Transcription:

with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer with supplementary switches and common select logic. Each switch features three independent inputs/outputs (pins ny0, ny1 and ny2) an input/output ny3 that can be connected to ny2 or and an input/output (nz) common to ny0, ny1 and ny2. Three digital select inputs (S1, S2 and S3) are common to both switches. Inputs include clamp diodes, this enables the use of current limiting resistors to interface inputs in excess of V DD. and V DD are the digital control supply pins. The is suitable for use over the full industrial ( 40 C to +85 C) temperature range. Fully static operation 5 V, 10 V, and 15 V parametric ratings Schmitt-trigger action at control inputs Small signal switch Standardized symmetrical output characteristics Operates across the full industrial temperature range 40 C to +85 C Complies with JEDEC standard JESD 13-B Industrial Analog multiplexing and demultiplexing Digital multiplexing and demultiplexing Signal gating Table 1. Ordering information All types operate from 40 C to +85 C. Type number Package Name Description Version T SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1

5. Functional diagram V DD 15 1Z S1 S2 7 9 3-TO-5 DECODER LOGIC LEVEL CONVERTER 16 14 12 1Y0 1Y1 1Y2 S3 10 11 1Y3 V EE 2 2Z 1 2Y0 3 2Y1 5 2Y2 6 2Y3 001aad872 Fig 1. Functional diagram _3 Product data sheet Rev. 03 16 December 2009 2 of 15

logic level converter S1 S2 1SY0 1SY1 1Z 1Y0 1Y1 S3 1SY2 1Y2 1SY3 1Y3 1SY4 2Z 2SY0 2Y0 2SY1 2Y1 2SY2 2Y2 2SY3 2Y3 2SY4 001aad873 Fig 2. Logic diagram _3 Product data sheet Rev. 03 16 December 2009 3 of 15

6. Pinning information 6.1 Pinning 2Y0 1 16 1Y0 2Z 2 15 1Z 2Y1 3 14 1Y1 V EE 4 13 V DD 2Y2 5 12 1Y2 2Y3 6 11 1Y3 S1 7 10 S3 8 9 S2 001aad871 Fig 3. Pin configuration 6.2 Pin description Table 2. Pin description Symbol Pin Description V EE 4 supply voltage 8 ground supply voltage S1, S2, S3 7, 9, 10 select input 1Y0, 1Y1, 1Y2, 1Y3, 2Y0, 2Y1, 2Y2, 2Y3 16, 14, 12, 11, 1, 3, 5, 6 independent input or output 1Z, 2Z 15, 2 common output or input V DD 13 supply voltage _3 Product data sheet Rev. 03 16 December 2009 4 of 15

7. Functional description 8. Limiting values 7.1 Function table Table 3. Function table Input Switch S3 S2 S1 nsy0 nsy1 nsy2 nsy3 nsy4 L L L open ny1 to nz open open ny3 to L L H ny0 to nz open open open ny3 to L H L open open ny2 to nz open ny3 to L H H ny0 to nz open ny2 to nz open ny3 to H L L open ny1 to nz open ny2 to ny3 open H L H ny0 to nz open open ny2 to ny3 open H H L open open ny2 to nz ny2 to ny3 open H H H open open open ny2 to ny3 open [1] H = HIGH voltage level; L = LOW voltage level. Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to = 0 V (ground). Symbol Parameter Conditions Min Max Unit V DD supply voltage 0.5 +18 V V EE supply voltage referenced to V DD [1] 18 +0.5 V I IK input clamping current pins Sn; - ±10 ma V I < 0.5 V or V I >V DD +0.5V V I input voltage 0.5 V DD + 0.5 V I I/O input/output current - ±10 ma I DD supply current - 50 ma T stg storage temperature 65 +150 C T amb ambient temperature 40 +85 C P tot total power dissipation T amb = 40 C to +85 C [2] - 500 mw P power dissipation per output - 100 mw [1] To avoid drawing V DD current out of terminal Z, when switch current flows into terminals Y, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no V DD current will flow out of terminals Y, and in this case there is no limit for the voltage drop across the switch, but the voltages at Y and Z may not exceed V DD or V EE. [2] For SO16 package: P tot derates linearly with 8 mw/k above 70 C. _3 Product data sheet Rev. 03 16 December 2009 5 of 15

9. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V DD supply voltage see Figure 4 5-15 V V EE supply voltage see Figure 4-15 - 0 V V I input voltage 0 - V DD V T amb ambient temperature in free air 40 - +85 C 15 001aad874 V DD (V) 10 operating area 5 0 0 5 10 15 V DD V EE (V) Fig 4. Operating area as a function of the supply voltages 10. Static characteristics Table 6. Static characteristics = V EE = 0 V; V I = or V DD unless otherwise specified. Symbol Parameter Conditions V DD T amb = 40 C T amb = 25 C T amb = 85 C Unit I I I S(OFF) input leakage current OFF-state leakage current Y port; per channel; see Figure 5 Min Max Min Max Min Max 15 V - ±0.3 - ±0.3 - ±1.0 μa 15 V - - - 200 - - na I DD supply current I O = 0 A 5 V - 20-20 - 150 μa 10 V - 40-40 - 300 μa 15 V - 80-80 - 600 μa C I input capacitance Sn inputs - - - - 7.5 - - pf _3 Product data sheet Rev. 03 16 December 2009 6 of 15

10.1 Test circuits V DD V DD or S1 to S3 nz Y0 nyn 1 2 switch I S = V EE VI VO 001aak653 Fig 5. Test circuit for measuring OFF-state leakage current nyn port 10.2 On resistance Table 7. ON resistance T amb = 25 C; I SW =200μA; = V EE = 0 V. Symbol Parameter Conditions V DD V EE Typ Max Unit R ON ON resistance V I = 0 V; see Figure 6 and Figure 7 10 V 45 150 Ω V I = 2.5 V; see Figure 6 and Figure 7 10 V 65 365 Ω V I = 5.0 V; see Figure 6 and Figure 7 10 V 110 360 Ω ΔR ON ON resistance mismatch between channels V I = 2.5 V; see Figure 6 10 V 10 - Ω 10.2.1 On resistance waveform and test circuit V DD V VSW V DD or S1 to S3 nz nyn = V EE ISW VI 001aak654 Fig 6. R ON =V SW /I SW. Test circuit for measuring R ON _3 Product data sheet Rev. 03 16 December 2009 7 of 15

120 001aad876 R ON (Ω) 80 V DD = 10 V 40 0 0 2 4 6 V I (V) Fig 7. Typical R ON as a function of input voltage 11. Dynamic characteristics Table 8. Dynamic characteristics T amb = 25 C; = V EE = 0 V; for test circuit see Figure 10. Symbol Parameter Conditions V DD Typ Max Unit t PHL HIGH to LOW propagation delay nyn, nz to nz, nyn; V I = 1.0 V; 5 V 5 - ns see Figure 8 10 V 3 6 ns 15 V 2 - ns t PLH LOW to HIGH propagation delay nyn, nz to nz, nyn; V I = 1.0 V; 5 V 5 - ns see Figure 8 10 V 3 6 ns 15 V 2 - ns t PZL OFF-state to LOW Sn to nyn, nz; V I =V EE ;seefigure 9 5 V 125 - ns propagation delay 10 V 50 100 ns 15 V 35 - ns t PZH OFF-state to HIGH Sn to nyn, nz; V I = 1.0 V; see Figure 9 5 V 125 - ns propagation delay 10 V 50 100 ns 15 V 35 - ns _3 Product data sheet Rev. 03 16 December 2009 8 of 15

11.1 Waveforms and test circuit nyn or nz input V I V EE V M t PLH t PHL V O nz or nyn output V M V EE 001aak655 Fig 8. Measurement points are given in Table 9. nyn, nz to nz, nyn propagation delays V DD Sn input V M t PZL nyn or nz output LOW-to-OFF OFF-to-LOW V O V EE 10 % 90 % t PZH nyn or nz output HIGH-to-OFF OFF-to-HIGH V O V EE 90 % 10 % switch ON switch OFF switch ON 001aak656 Fig 9. Measurement points are given in Table 9. Enable and disable times Table 9. Measurement points Supply voltage Input Output V DD V M V M 5 V to 15 V 0.5V DD 0.5V DD _3 Product data sheet Rev. 03 16 December 2009 9 of 15

t W V I negative pulse 0 V 90 % V M 10 % t f V M t r V I positive pulse 0 V 10 % t r 90 % V M t W t f V M V DD V I 1.0 V PULSE GENERATOR VI DUT VO RL S1 open RT CL V EE 001aak780 Fig 10. Test data is given in Table 10. Definitions: DUT = Device Under Test. R T = Termination resistance should be equal to output impedance Z o of the pulse generator. C L = Load capacitance including test jig and probe. R L = Load resistance. Test circuit for measuring switching times Table 10. Test data Input Load S1 position nyn, nz Sn t r, t f V M C L R L t PHL, t PLH t PZH t PZL Other V I or V EE V DD or 20 ns 0.5V DD 50 pf 10 kω V EE V EE 1.0 V V EE Table 11. Dynamic power dissipation P D P D can be calculated from the formulas shown; V EE = =0 V; t r = t f 20 ns; T amb = 25 C. Symbol Parameter V DD Typical formula for P D (μw) Where: P D dynamic power 5V P D = 1300 f i + Σ(f o C L ) V 2 DD f i = input frequency in MHz; dissipation 10 V P D = 6100 f i + Σ(f o C L ) V 2 DD f o = output frequency in MHz; 15 V P D = 15600 f i + Σ(f o C L ) V 2 DD C L = output load capacitance in pf; V DD = supply voltage in V; Σ(f o C L ) = sum of the outputs. _3 Product data sheet Rev. 03 16 December 2009 10 of 15

11.2 Transfer characteristics Table 12. Control input characteristics = V EE = 0 V unless otherwise specified. Symbol Parameter Conditions T amb = 25 C T amb = 40 C to +85 C Unit Min Max Min Max V T+ positive-going threshold voltage V DD = 5 V - 2.90-3.00 V V DD = 10 V - 4.37-4.50 V V T negative-going threshold voltage V DD = 5 V 1.03-1.00 - V V DD = 10 V 2.10-2.00 - V V H hysteresis voltage V DD = 5 V 0.16-0.10 - V V DD = 10 V 0.11-0.10 - V _3 Product data sheet Rev. 03 16 December 2009 11 of 15

12. Package outline SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 D E A X c y H E v M A Z 16 9 Q A 2 A 1 (A ) 3 A pin 1 index θ L p 1 8 L e b p w M detail X 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 1.75 A 1 A 2 A 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 0.25 0.10 0.069 0.010 0.004 1.45 1.25 0.057 0.049 0.25 0.01 0.49 0.36 0.019 0.014 0.25 0.19 0.0100 0.0075 10.0 9.8 0.39 0.38 4.0 3.8 0.16 0.15 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 1.27 0.05 6.2 5.8 0.244 0.228 1.05 0.041 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.020 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT109-1 076E07 MS-012 99-12-27 03-02-19 Fig 11. Package outline SOT109-1 (SO16) _3 Product data sheet Rev. 03 16 December 2009 12 of 15

13. Revision history Table 13. Revision history Document ID Release date Data sheet status Change notice Supersedes _3 20091216 Product data sheet - _2 Modifications: Title changed from 8-channel analog multiplexer/demultiplexer. Section 1 General description modified. Section 8 Limiting values I IK conditions updated. Abbreviations section removed. _2 20091002 Product data sheet - _1 _1 20060320 Product data sheet - - _3 Product data sheet Rev. 03 16 December 2009 13 of 15

14. Legal information 14.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 14.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 14.3 Disclaimers General Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. 14.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 15. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com _3 Product data sheet Rev. 03 16 December 2009 14 of 15

16. Contents 1 General description...................... 1 2 Features............................... 1 3 Applications............................ 1 4 Ordering information..................... 1 5 Functional diagram...................... 2 6 Pinning information...................... 4 6.1 Pinning............................... 4 6.2 Pin description......................... 4 7 Functional description................... 5 7.1 Function table.......................... 5 8 Limiting values.......................... 5 9 Recommended operating conditions........ 6 10 Static characteristics..................... 6 10.1 Test circuits............................ 7 10.2 On resistance.......................... 7 10.2.1 On resistance waveform and test circuit...... 7 11 Dynamic characteristics.................. 8 11.1 Waveforms and test circuit................ 9 11.2 Transfer characteristics................. 11 12 Package outline........................ 12 13 Revision history........................ 13 14 Legal information....................... 14 14.1 Data sheet status...................... 14 14.2 Definitions............................ 14 14.3 Disclaimers........................... 14 14.4 Trademarks........................... 14 15 Contact information..................... 14 16 Contents.............................. 15 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 16 December 2009 Document identifier: _3