Analysis and Design of Analog Integrated Circuits Lecture 12. Feedback

Similar documents
Homework 7 - Solutions

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques

Electronics II. Final Examination

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

Exercises for lectures 13 Design using frequency methods

Systems Analysis and Control

Chapter 10 Feedback. PART C: Stability and Compensation

Lecture 17 Date:

ESE319 Introduction to Microelectronics. Feedback Basics

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

Transient response via gain adjustment. Consider a unity feedback system, where G(s) = 2. The closed loop transfer function is. s 2 + 2ζωs + ω 2 n

ECEN 326 Electronic Circuits

EE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits

Boise State University Department of Electrical Engineering ECE461 Control Systems. Control System Design in the Frequency Domain

EE C128 / ME C134 Fall 2014 HW 8 - Solutions. HW 8 - Solutions

1 (20 pts) Nyquist Exercise

Frequency methods for the analysis of feedback systems. Lecture 6. Loop analysis of feedback systems. Nyquist approach to study stability

Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation

ECEN 607 (ESS) Op-Amps Stability and Frequency Compensation Techniques. Analog & Mixed-Signal Center Texas A&M University

FEEDBACK AND STABILITY

Homework Assignment 11

ECE 486 Control Systems

Feedback design for the Buck Converter

6.302 Feedback Systems

Today (10/23/01) Today. Reading Assignment: 6.3. Gain/phase margin lead/lag compensator Ref. 6.4, 6.7, 6.10

Stability and Frequency Compensation

Homework 6 Solutions and Rubric

Frequency Response Techniques

Lecture 6 Classical Control Overview IV. Dr. Radhakant Padhi Asst. Professor Dept. of Aerospace Engineering Indian Institute of Science - Bangalore

Frequency response. Pavel Máša - XE31EO2. XE31EO2 Lecture11. Pavel Máša - XE31EO2 - Frequency response

Systems Analysis and Control

CDS 101/110a: Lecture 8-1 Frequency Domain Design

r + - FINAL June 12, 2012 MAE 143B Linear Control Prof. M. Krstic

Exercise 1 (A Non-minimum Phase System)

I. Frequency Response of Voltage Amplifiers

OPERATIONAL AMPLIFIER APPLICATIONS

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response

Stability & Compensation

B. T(s) Modification Design Example 1. DC Conditions 2. Open Loop AC Conditions 3. Closed Loop Conditions

ECEN 325 Electronics

Stability of CL System

ESE319 Introduction to Microelectronics. Feedback Basics

16.30/31, Fall 2010 Recitation # 2

Digital Control Systems

Compensation 8. f4 that separate these regions of stability and instability. The characteristic S 0 L U T I 0 N S

Robust and Optimal Control, Spring A: SISO Feedback Control A.1 Internal Stability and Youla Parameterization

Exercise 1 (A Non-minimum Phase System)

Systems Analysis and Control

Bandwidth of op amps. R 1 R 2 1 k! 250 k!

ECE382/ME482 Spring 2005 Homework 6 Solution April 17, (s/2 + 1) s(2s + 1)[(s/8) 2 + (s/20) + 1]

Lectures on STABILITY

EE3CL4: Introduction to Linear Control Systems

Theory of Machines and Automatic Control Winter 2018/2019

R10 JNTUWORLD B 1 M 1 K 2 M 2. f(t) Figure 1

Electronics II. Final Examination

R a) Compare open loop and closed loop control systems. b) Clearly bring out, from basics, Force-current and Force-Voltage analogies.

CONTROL SYSTEMS ENGINEERING Sixth Edition International Student Version

Active Control? Contact : Website : Teaching

Dynamic circuits: Frequency domain analysis

Automatic Control (TSRT15): Lecture 7

Chapter 6 Frequency response of circuits. Stability

(b) A unity feedback system is characterized by the transfer function. Design a suitable compensator to meet the following specifications:

EE 4343/ Control System Design Project LECTURE 10

Electronics II. Midterm II

1 (s + 3)(s + 2)(s + a) G(s) = C(s) = K P + K I

Lecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen

ECE382/ME482 Spring 2005 Homework 8 Solution December 11,

Systems Analysis and Control

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Stability of Operational amplifiers

Chapter 9: Controller design

Module 5: Design of Sampled Data Control Systems Lecture Note 8

CONTROL * ~ SYSTEMS ENGINEERING

MAS107 Control Theory Exam Solutions 2008

6.003: Signals and Systems

STABILITY OF CLOSED-LOOP CONTOL SYSTEMS

MAE 143B - Homework 9

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

Automatic Control (MSc in Mechanical Engineering) Lecturer: Andrea Zanchettin Date: Student ID number... Signature...

Control Systems I. Lecture 9: The Nyquist condition

Lecture 15 Nyquist Criterion and Diagram

Advanced Current Mirrors and Opamps

Pipelined multi step A/D converters

Application Report. Mixed Signal Products SLOA021

LINEAR CONTROL SYSTEMS. Ali Karimpour Associate Professor Ferdowsi University of Mashhad

Lecture 7: Two-Ports (2)

Modeling and System Identification for a DC Servo

100 (s + 10) (s + 100) e 0.5s. s 100 (s + 10) (s + 100). G(s) =

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design

(a) Find the transfer function of the amplifier. Ans.: G(s) =

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

Radar Dish. Armature controlled dc motor. Inside. θ r input. Outside. θ D output. θ m. Gearbox. Control Transmitter. Control. θ D.

CHAPTER 7 : BODE PLOTS AND GAIN ADJUSTMENTS COMPENSATION

EE 508 Lecture 24. Sensitivity Functions - Predistortion and Calibration

PM diagram of the Transfer Function and its use in the Design of Controllers

Prof. D. Manstretta LEZIONI DI FILTRI ANALOGICI. Danilo Manstretta AA

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ

MAE 143B - Homework 9

Analogue Filters Design and Simulation by Carsten Kristiansen Napier University. November 2004

Andrea Zanchettin Automatic Control AUTOMATIC CONTROL. Andrea M. Zanchettin, PhD Spring Semester, Linear systems (frequency domain)

Transcription:

Analysis and Design of Analog Integrated Circuits Lecture 12 Feedback Michael H. Perrott March 11, 2012 Copyright 2012 by Michael H. Perrott All rights reserved.

Open Loop Versus Closed Loop Amplifier Topologies Open Loop Closed Loop Z f Source Source V src Z src Amp V src Z src Amp / / (db) (db) w bw w 1 w 2 w bw w 1 w 2 Open loop want all bandwidth limiting poles to be as high in frequency as possible Closed loop want one pole to be dominant and all other parasitic poles to be as high in frequency as possible 2

Consider an Open Loop Integrator w unity s / (db) w unity Parameterize integrator in terms of its unity gain frequency, w unity rad/s - Define = w unity /s - Note that H(w unity ) = 1 3

Now Surround the Integrator with a Feedback Path Z 2 20log /( -V x ) (db) Z 1 V x w unity The feedforward path is = w unity /s The feedback path is formed by Z 1 and Z 2 Derivation of closed loop transfer function: V x Z 2 = V x 0 Z 1 and = ( V x ) = 1+Z 1 /(Z 1 + Z 2 ) 4

Observations of Impact of Feedback 20log / Z 2 Z 1 V x 20log(1/β) w bw w unity Define = Z 1 /(Z 1 +Z 2 ) and rewrite transfer function as: = 1+Z 1 /(Z 1 + Z 2 ) = 1+β At low frequencies: At high frequencies: = s 0 1+β = 1 β = s (since β 1) 5

General View of Feedback 20log / Z 2 Z 1 V x 20log(1/β) β w bw w unity Closed loop transfer function: = V - in 1+β This is called Black s formula At low frequencies: At high frequencies: = 1 = s 0 β s 6

General Observations of Feedback 20log / β 20log(1/β) = 1+β w bw w unity The feedback path sets the closed loop gain at low frequencies - Assumes the open loop gain is large at low frequencies - Implies that accurate closed loop gain can be achieved at low frequencies despite variations in open loop gain The feedback path also influences the closed loop bandwidth 7

Gain Bandwidth Product for Closed Loop Systems 20log / = β 1+β The low frequency gain is: 20log(1/β) w bw s 0 = 1 β w unity The bandwidth roughly corresponds to: H(w bw ) 1 β w unity For = w unity w bw 1 β w unity = 1 β w bw s Closed loop systems exhibit constant gain-bandwidth product set by the unity gain frequency of the open loop amplifier 8

Example: Unity Gain Amplifier 20log / β = 1 = 1+ The low frequency gain is: s 0 =1 The bandwidth roughly corresponds to: w unity H(w bw ) w unity Gain bandwidth product is w unity : 1 w unity = w unity Unity gain closed loop amplifiers maximize the closed loop bandwidth assuming closed loop gain 1 9

Issue: Open Loop Amplifiers have Finite DC Gain 20log / 20log(K) β = 1 = 1+ Let us now model as: = w dominant w unity To first order, the closed loop bandwidth and gain are relatively unchanged K 1+s/w dominant What is the impact of having finite, open loop, DC gain? 10

Further Examination of Finite, Open Loop, DC Gain 20log / 20log(K) = K 1+s/w dominant β = 1 = 1+ w dominant w unity For unity gain configuration of closed loop amplifier: = = K s 0 1+ s 0 1+K = 1 1+1/K We see that finite open loop DC gain leads to a slight reduction of the closed loop DC gain - We want K >> 1 for the unity gain closed loop amplifier 11

More General View of Finite, Open Loop, DC Gain 20log / 20log(K) = K 1+s/w dominant β 20log(1/β) = 1+β w bw w unity For general configuration of closed loop amplifier: µ K 1 = s 0 1+β K = 1 β 1+(1/β)/K Finite open loop DC gain still leads to reduction of closed loop DC gain - We want K >> 1/ in this case - We will see implications of this issue later in the class 12

The Issue of Parasitic Open Loop Poles 20log / 20log(K) β 20log(1/β) = 1+β w bw w p Practical amplifiers have non-dominant poles, too: µ µ K 1 = 1+s/w dominant 1+s/w p - Of course, there can be multiple parasitic poles and also zeros A key issue of such parasitic poles is their influence on the stability of the closed loop amplifier 13

Key Tool for Assessing Stability: Open Loop Response 20log / 20log(K) We define the open loop response, A(s), as: A(s) =β Note that the unity gain frequency, w 0, of A(w) is approximately the same as the closed loop bandwidth, w bw = β 1+β 20log(1/β) A(w - 0 ) =1 β H(w 0 ) =1 H(w 0 ) =1/β Looking at the plot above, we can see that the intersection of and 1/ corresponds to the closed loop bandwidth, w bw w bw w p 14

Stability Analysis Based on Phase Margin of A(w) Phase margin is a key metric when examining the stability of a system - Phase margin is defined as 180 + phase{a(w 0 )} w 0 corresponds to the unity gain frequency of the open loop response (i.e., A(w 0 ) = 1) w 0 is approximately the same as the closed loop bandwidth, w - bw Phase margin must be greater than 0 degrees for the closed loop system to be stable Typically want phase margin to be greater than 45 Key skill: you must be able to plot Bode plots in both magnitude and phase! 15

Review of Bode Plot Basics Example: A(w) = - Log of magnitude (db): 1+jw/w z (1 + jw/w p1 )(1 + jw/w p2 ) 20 log A(w) =20log 1+jw/w z 20 log 1+jw/w p1 20 log 1+jw/w p2 Taking the log allows the poles and zeros to be plotted separately and then added together - Phase: 6 A(w) = 6 (1 + jw/w z ) 6 (1 + jw/w p1 ) 6 (1 + jw/w p2 ) Phase of poles and zeros can also be plotted separately and then added together 16

Review: Plotting the Magnitude of Poles Plot the magnitude response of pole w p1 20 log A p1 (w) =20log 1 1+jw/w p1 = 20 log 1+jw/w p1 - For w << w p1 : - For w >> w p1 : 20 log A p1 (w) 20 log 1 =0 20 log A p1 (w) 20 log w/w p1 20log A p1 (ω) ω ω p1-2/decade 17

Plotting the Phase of Poles Plot the phase response of pole w p1 6 A p1 (w) = 6 (1 + jw/w p1 )= arctan (w/w p1 ) - For w << w p1 : - For w = w p1 : - For w >> w p1 : 6 A p1 (w) arctan (0) = 0 6 A p1 (w) arctan (1) = 45 6 A p1 (w) arctan ( ) = 90 A p1 (ω) ω ω 0 o p1 /10 p1-45 o ω p1 10 ω -90 o 18

Review: Plotting the Magnitude of Zeros Plot the magnitude response of zero w z 20 log A z (w) =20log 1+jw/w z - For w << w z : - For w >> w z : 20 log A z (w) 20 log 1 =0 20 log A z (w) 20 log w/w z 20log A z (ω) 2/decade ω ω z 19

Plotting the Phase of Zeros Plot the phase response of zero w z 6 A z (w) =6 (1 + jw/w z )=arctan(w/w z ) - For w << w z : - For w = w z : - For w >> w z : 6 A z (w) arctan (0) = 0 6 A z (w) arctan (1) = 45 6 A z (w) arctan ( ) =90 90 o A z (ω) 45 o 0 o ω z /10 ω z ω z 10 ω 20

Example of Closed Loop Stability Evaluation 20log / β 20log(1/β) = 1+β Consider the case where: µ µ K 1 = s 1+s/w p w bw w p - This implies that: A(s) =β µ K s µ 1 1+s/w p 21

Phase Margin Versus Open Loop Gain Open loop gain increased 20log A(f) Evaluation of Phase Margin Dominant pole pair Closed Loop Pole Locations C B Im{s} -90 o angle(a(f)) f p C B A f A 0 Re{s} A -120 o PM = 59 o for A -150 o PM = 45 o for B PM = 33 o for C B -180 o C Note the closed loop pole locations versus open loop gain - Is the closed loop system unstable for any case above? 22

Corresponding Closed Loop Behavior Closed Loop Frequency Response Closed Loop Step Response 5 db -5 db A B C 1.4 1 C B A 0.6 Frequency response sees more peaking with higher open loop gain - How does this relate to the movement of the closed loop pole locations? Step response see more ringing with higher open loop gain f p f - How does this relate to the closed loop frequency response? 0 t 23

Some Key Observations 20log / β 20log(1/β) = 1+β A(s) =β w bw w p We have seen that increasing the open loop gain of A(w) leads to higher closed loop bandwidth - How is this consistent with the statement that increasing closed loop gain leads to lower closed loop bandwidth? As an exercise, consider the impact of the following: - Keep unchanged and increase the open loop gain of - Keep unchanged and increase 24

Example 2 of Closed Loop Stability Evaluation 20log / = β 1+β 20log(1/β) Consider the case where: µ µ K = s - This implies that: µ µ K A(s) =β s w bw 1 1+s/w p1 1 1+s/w p2 1 1+s/w p3 w p1, w p2, w p3 1 1+s/w p1 1 1+s/w p2 1 1+s/w p3 25

Phase Margin Versus Open Loop Gain Open loop gain increased -90 o -165 o -180 o 20log A(f) angle(a(f)) Evaluation of Phase Margin f p1 f p2 f p3 C B A f PM = 72 o for A PM = 51 o for B PM = -12 o for C Closed Loop Pole Locations Non-dominant poles Dominant pole pair A A B B Im{s} C Re{s} 0-240 o -315 o C Note the closed loop pole locations versus open loop gain - Is the closed loop system unstable for any case above? 26

Corresponding Closed Loop Behavior Closed Loop Frequency Response Closed Loop Step Response C A B C 1 B A Frequency Time Frequency response again sees more peaking with higher open loop gain - How does this relate to the movement of the closed loop pole locations? Step response ringing grows for high open loop gain - How does this relate to the closed loop pole locations? 27

Open Loop Versus Closed Loop Amplifier Topologies Open Loop Closed Loop Z f Source Source V src Z src Amp V src Z src Amp / / (db) (db) w bw w 1 w 2 w bw w 1 w 2 Now that we understand the phase margin criterion, can you explain why amplifiers designed to be within a closed loop system should have one dominant pole that is much lower in frequency than the parasitic poles? 28

Summary Feedback systems offer the benefit of accurate gain at low frequencies - Assumes accurate feedback and high open loop DC gain - Gain-bandwidth product of the closed loop system equals w unity of the open loop amplifier Accuracy of the closed loop DC gain is reduced with lower open loop DC gain - Want the open loop DC gain to be much higher than the desired closed loop DC gain for reasonable accuracy Stability of the closed loop system is often evaluated using the phase margin criterion - Examines the phase at unity gain frequency of the open loop response, A(w 0 ) = H(w 0 ), where A(w 0 ) = 1 w 0 is approximately the same as the closed loop bandwidth, w bw 29