AKD5357-B AK5357 Evaluation Board Rev.2

Similar documents
AKD5381-B AK5381 Evaluation Board Rev.1

[AKD5384] AK5384 Evaluation Board Rev.A

AKD4554-E Evaluation board Rev.0 for AK4554

[AKD9-] Evaluation oar Diagram oar Diagram J0 T T J00 J00 J0 J0 J00 T W0 J0 U U J00 W00 W00 W0 J0 PORT PORT igure. AKD9-A oar Diagram Description () U

[AKD4565] Evaluation board Rev.A for AK4565

EQ-730L Linear Hall IC

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

TC4013BP,TC4013BF,TC4013BFN

TC74VHCT573AF,TC74VHCT573AFW,TC74VHCT573AFT

SN74LS175MEL. Quad D Flip Flop LOW POWER SCHOTTKY

Low Capacitance, Low Charge Injection, ±15 V/+12 V icmos Quad SPST Switches ADG1212-EP

TC74VHC574F,TC74VHC574FW,TC74VHC574FT,TC74VHC574FK

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7SG02FU IN A GND

Low Voltage 400 MHz Quad 2:1 Mux with 3 ns Switching Time ADG774A

1 pc Charge Injection, 100 pa Leakage, CMOS 5 V/+5 V/+3 V Quad SPST Switches ADG611/ADG612/ADG613

GR16. Technical Manual. 10 M SPS, 16-bit Analog Signal Digitizer up to 8MB FIFO

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604

Linear Regulator Application Information

ASAHI Hall Effect ICs

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

TC74VHC573F,TC74VHC573FW,TC74VHC573FT,TC74VHC573FK

TA7262P,TA7262P(LB),TA7262F

TC74VHC164F,TC74VHC164FN,TC74VHC164FT,TC74VHC164FK

SN74LS373, SN74LS374. Octal Transparent Latch with 3 State Outputs; Octal D Type Flip Flop with 3 State Output LOW POWER SCHOTTKY

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

8-bit binary counter with output register; 3-state

P D = 5 W Transient Voltage Suppressor. Package. Description. Features. Applications. Typical Application. (1) (2) (1) Cathode (2) Anode

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

TC74LCX08F,TC74LCX08FN,TC74LCX08FT,TC74LCX08FK

The 74LV08 provides a quad 2-input AND function.

AN10249 SC16C752/SC16C752B/ SC16C2550/SC16C2550B ISA bus hardware interface example

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

TC4028BP, TC4028BF TC4028BP/BF. TC4028B BCD-to-Decimal Decoder. Pin Assignment TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

Low Pressure Sensor Amplified Analog Output SM6295-BCM-S

TC74LCX244F,TC74LCX244FW,TC74LCX244FT,TC74LCX244FK

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

CD74HC195. High Speed CMOS Logic 4-Bit Parallel Access Register. Features. Description. Ordering Information. PInout. [ /Title (CD74 HC195 ) /Subject

7-stage binary ripple counter

The 74LV08 provides a quad 2-input AND function.

The 74HC21 provide the 4-input AND function.

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K17FU

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

TC7WB66CFK,TC7WB66CL8X TC7WB67CFK,TC7WB67CL8X

TC74HC155AP, TC74HC155AF

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

About the change in the name such as "Oki Electric Industry Co. Ltd." and "OKI" in documents to OKI Semiconductor Co., Ltd.

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

The 74LV32 provides a quad 2-input OR function.

TL601, TL604, TL607, TL610 P-MOS ANALOG SWITCHES

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

P D = 5 W / 6 W Transient Voltage Suppressor. Description. Package SZ-10. Features. Selection Guide. Applications. Typical Application

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

8-bit serial-in/parallel-out shift register

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

LC 2 MOS Precision Analog Switch in MSOP ADG419-EP

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K02F

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (U-MOS IV) TPC8026

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM6N15FE

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74LV General description. 2. Features. 8-bit addressable latch

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type (U-MOSⅣ) TPCA8103

TOSHIBA Field-Effect Transistor Silicon P-Channel MOS Type SSM3J117TU. Characteristic Symbol Test Condition Min Typ. Max Unit

60 V, 0.3 A N-channel Trench MOSFET

P D = 5 W / 6 W Transient Voltage Suppressor. Package SZ-10. Description. Features. Selection Guide. Applications. Typical Application

2N7000 / 2N7002 / NDS7002A N-Channel Enhancement Mode Field Effect Transistor

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (U-MOSIII) TPC6004

I F T s =25 C 83 A. T j = 150 C T s =70 C 67 A. T j = 175 C T s =70 C 79 A I Cnom 75 A I CRM I CRM = 3 x I Cnom 225 A V GES

2N7002. Features and Benefits. Product Summary. Description and Applications. Mechanical Data. Ordering Information (Note 5) Marking Information

CD74HC165, CD74HCT165

TPCA8107-H 4± ± M A .0±.0± 0.15± ± ± ± ± ± 4.25±0.2 5±0. 3. Maximum Ratings (Ta 25 C)

DATA SHEET. BC817DPN NPN/PNP general purpose transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Aug 09.

CMOS ±5 V/+5 V/+3 V Triple SPDT Switch ADG633

SYNCHRONOUS SEQUENTIAL CIRCUITS

74HC280; 74HCT bit odd/even parity generator/checker

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (π MOSV) 2SK3497

TC4066BP,TC4066BF,TC4066BFN,TC4066BFT

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

FDV301N Digital FET, N-Channel

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type SSM3J16TE. DC I D 100 ma Pulse I DP 200

SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

TC4511BP,TC4511BF TC4511BP/BF. TC4511B BCD-to-Seven Segment Latch/Decoder/Driver. Pin Assignment. Display

74HC109-Q100; 74HCT109-Q100

Is Now Part of To learn more about ON Semiconductor, please visit our website at

TC74HC373AP,TC74HC373AF,TC74HC373AFW

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

TOSHIBA Field Effect Transistor Silicon N-Channel MOS Type (Ultra-High-speed U-MOSIII) TPCA8011-H

74AHC2G126; 74AHCT2G126

65 V, 100 ma NPN/PNP general-purpose transistor. Table 1. Product overview Type number Package NPN/NPN PNP/PNP Nexperia JEITA

74AHC1G14; 74AHCT1G14

onlinecomponents.com

FDG6322C Dual N & P Channel Digital FET

Transcription:

[AKD5357-] AKD5357- AK5357 Evaluation oar Rev. GENERAL DECRIPTION AKD5357- is an evaluation boar for the igital auio 4bit 96k A/D converter, AK5357. AKD5357- has analog input circuits an a igital interface transmitter,an can achieve the interface with igital auio systems via opt-connector. Orering guie AKD5357- --- AK5357 Evaluation oar DIT (AK4114) with optical output UNCTION VA,VD AGND,DGND LIN RIN AK5357 AK4114 (DIT) Opt Out DP Data 10pin Heaer igure 1. AKD5357- lock Diagram * Circuit iagram an PC layout are attache at the en of this manual. - 1 -

[AKD5357-] 1. Evaluation oar Manual Operation sequence 1) et up the power supply lines. [VA] (re) =.7 5.5V or 15V : for VA of AK5357 (typ. 5.0V) [VD] (orange) =.7 5.5V : for VD of AK5357, 74HC14 (typ. 5.0V) [VCC] (re) = 3.3V : for AK4114 [AGND] (black) = 0V : for analog groun [DGND] (black) = 0V : for logic groun Each supply line shoul be istribute from the power supply unit. ) et up the evaluation moe, jumper pins an DIP switches. (ee the followings.) 3) Power on. The AK5357 an AK4114 shoul be reset once bringing W = L upon power-up. Evaluation moe (1) lave Moe (1-1) A/D evaluation using DIT function of AK4114 PORT (DIT) is use. DIT generates auio bi-phase signal from receive ata an which is output through optical connector (TOTX141). It is possible to connect s D/A converter evaluation boars on the igital-amplifier, which equips DIR input. Nothing shoul be connecte to PORT1 (DP). JP5 MCLK (1-) All interface signals incluing master clock are fe externally. PORT1 (DP) is use. All interface signals (MCLK, CLK, LRCK) are provie to the AK5357 through PORT1. JP5 (MCLK) shoul be open. The DI1 of W1 (MODE) shoul be set to H. JP5 MCLK - -

[AKD5357-] () Master Moe (-1) A/D evaluation using DIT function of AK4114 PORT (DIT) is use. DIT generates auio bi-phase signal from receive ata an which is output through optical connector (TOTX141). It is possible to connect s D/A converter evaluation boars on the igital-amplifier, which equips DIR input. Nothing shoul be connecte to PORT1 (DP). The DI1 of W1 (MODE) shoul be set to H. JP5 MCLK (-) Master clock is fe externally. PORT1 (DP) is use. MCLK is provie to the AK5357 through PORT1. JP5 (MCLK) shoul be open. The DI1 of W1 (MODE) shoul be set to H. JP5 MCLK Other jumper pins set up 1. JP1 (GND) : Analog groun an Digital groun OPEN : eparate. HORT : Common. (The connector DGND can be open.) <Default>. JP (CK1) : etting of CK1 pin for AK5357 H : Master moe L : lave moe <Default> 3. JP3 (VA) : elect VA for AK5357 VA : upply from VA connector <Default> REG : upply from regulator. VA connector shoul be supplie 15V. 4. JP4 (VD) : elect VD for AK5357 VA : upply from VA connector VD : upply from VD connector <Default> - 3 -

[AKD5357-] DIP witch set up [W1] (MODE1): etting the evaluation moe for AK5357 an AK4114 ON is H, O is L. CK1 shoul be set by JP. No. Name O ( L ) ON ( H ) 1 CK0 ee Table CK 3 DI M justifie I Compatible 4 DI1 AK4114 Master moe AK4114 lave moe Table 1. Moe etting CK CK1 CK0 Input Level HP Master/lave MCLK CLK L L L CMO ON lave 56/384/51/768fs 48fs or 3fs L L H CMO O lave 56/384/51/768fs 48fs or 3fs L H L CMO ON Master 56fs ( 96k) 64fs L H H CMO ON Master 51fs ( 48k) 64fs H L L TTL ON lave 56/384/51/768fs 48fs or 3fs H L H Reserve H H L CMO ON Master 384fs ( 96k) 64fs H H H CMO ON Master 768fs ( 48k) 64fs Table. Moe etting of AK5357 Note: AK4114 oes not support MCLK=384fs/51fs/768fs. PORT1 (DP) shoul be use when MCLK=384fs/51fs/768fs. The function of the toggle W Upper-sie is H an lower-sie is L. [W] (PDN): Resets the AK5357 an AK4114. Keep H uring normal operation. - 4 -

[AKD5357-] Analog Input Circuits Analog signal is input via J1(RIN) an J(LIN) of RCA connectors. J1 RIN C1 10u AINR J LIN C 10u AINL igure. Analog Input circuits * assumes no responsibility for the trouble when using the circuit examples. - 5 -

[AKD5357-] MEAUREMENT REULT [Measurement conition] Measurement unit : Auio Precision, ystem Two Cascae MCLK : 56fs CLK : 64fs fs : 48k, 96k it : 4bit Power upply : VA = VD = 5.0V (Using regulator) Interface : DIT Temperature : Room Parameter Result (Lch / Rch) Unit ADC Analog Input Characteristics: /(ND) ( 1 Input) fs=48k fs=96k 89.0 / 88.4 86.9 / 86. D-Range ( 60 Input) fs=48k, A-weighte fs=96k 10.7 / 10.4 99. / 99. /N fs=48k, A-weighte fs=96k 10.8 / 10.8 99.4 / 99.4 Interchannel Isolation 13.6 / 13.8-6 -

[AKD5357-] [ADC Plot : fs=48k] -65 AK5357 THDN vs. Input Level VA=VD=5.0V, fs=48k, fin=1k -75-85 -95-105 -115-50 -40-30 -0-10 r igure 1. THDN vs. Input Level AK5357 THDN vs. Input requency VA=VD=5.0V, fs=48k, Input=-1r -65-75 -85-95 -105-115 0 50 100 00 500 1k k 5k 10k 0k igure. THDN vs. Input requency - 7 -

[AKD5357-] 0-10 AK5357 Linearity VA=VD=5.0V, fs=48k, fin=1k -0-30 -40-50 -50-40 -30-0 -10 0 r igure 3. Linearity -0.5 AK5357 requency Response VA=VD=5.0V, fs=48k, Input=-1r -0.6-0.7-0.8-0.9-1 -1.1-1. -1.3-1.4-1.5 0 50 100 00 500 1k k 5k 10k 0k igure 4. requency Response - 8 -

[AKD5357-] -85-95 -105-115 -15-130 -135-140 -145 AK5357 Crosstalk VA=VD=5.0V, fs=48k, Input=-1r -150 0 50 100 00 500 1k k 5k 10k 0k igure 5. Crosstalk 0-10 -0-30 -40-50 -130-140 -150-160 -170 AK5357 T PLot VA=VD=5.0V, fs=48k, Input=-1r, fin=1k -180 0 50 100 00 500 1k k 5k 10k 0k igure 6. T Plot - 9 -

[AKD5357-] 0-10 -0-30 -40-50 -130-140 -150-160 -170 AK5357 T PLot VA=VD=5.0V, fs=48k, Input=r, fin=1k -180 0 50 100 00 500 1k k 5k 10k 0k igure 7. T Plot 0-10 -0-30 -40-50 -130-140 -150-160 -170 AK5357 T PLot VA=VD=5.0V, fs=48k, fin=none -180 0 50 100 00 500 1k k 5k 10k 0k igure 8. T Plot - 10 -

[AKD5357-] [ADC Plot : fs=96k] -65 AK5357 THDN vs. Input Level VA=VD=5.0V, fs=96k, fin=1k -75-85 -95-105 -115-50 -40-30 -0-10 r igure 9. THDN vs. Input Level AK5357 THDN vs. Input requency VA=VD=5.0V, fs=96k, Input=-1r -65-75 -85-95 -105-115 0 50 100 00 500 1k k 5k 10k 0k 40k igure 10. THDN vs. Input requency - 11 -

[AKD5357-] 0-10 AK5357 Linearity VA=VD=5.0V, fs=96k, fin=1k -0-30 -40-50 -50-40 -30-0 -10 0 r igure 11. Linearity -0.5 AK5357 requency Response VA=VD=5.0V, fs=96k, Input=-1r -0.6-0.7-0.8-0.9-1 -1.1-1. -1.3-1.4-1.5 0 50 100 00 500 1k k 5k 10k 0k 40k igure 1. requency Response - 1 -

[AKD5357-] -85-95 -105-115 -15-130 -135-140 -145 AK5357 Crosstalk VA=VD=5.0V, fs=96k, Input=-1r -150 0 50 100 00 500 1k k 5k 10k 0k 40k igure 13. Crosstalk 0-10 -0-30 -40-50 -130-140 -150-160 -170 AK5357 T PLot VA=VD=5.0V, fs=96k, Input=-1r, fin=1k -180 0 50 100 00 500 1k k 5k 10k 0k 40k igure 14. T Plot - 13 -

[AKD5357-] 0-10 -0-30 -40-50 -130-140 -150-160 -170 AK5357 T PLot VA=VD=5.0V, fs=96k, Input=r, fin=1k -180 0 50 100 00 500 1k k 5k 10k 0k 40k igure 15. T Plot 0-10 -0-30 -40-50 -130-140 -150-160 -170 AK5357 T PLot VA=VD=5.0V, fs=96k, fin=none -180 0 50 100 00 500 1k k 5k 10k 0k 40k igure 16. T Plot - 14 -

[AKD5357-] REVIION HITORY Date Manual oar Reason Page Contents (yy/mm/) Revision Revision 04/05/14 KM074600 irst Eition 05/01/14 KM074601 0 oar Name Change 1 AKD5357 Rev. AKD5357- Rev.0 Circuit Change 16-17 The information on AK5381 was remove. 05/1/05 KM07460 oar Rev. Change 1 There is no change in the contents of boar manual. IMPORTANT NOTICE These proucts an their specifications are subject to change without notice. When you consier any use or application of these proucts, please make inquiries the sales office of Asahi Kasei EMD Corporation (AKEMD) or authorize istributors as to current status of the proucts. AKEMD assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of any information containe herein. Any export of these proucts, or evices or systems containing them, may require an export license or other official approval uner the law an regulations of the country of export pertaining to customs an tariffs, currency exchange, or strategic materials. AKEMD proucts are neither intene nor authorize for use as critical components Note1) in any safety, life support, or other hazar relate evice or system Note), an AKEMD assumes no responsibility for such use, except for the use approve with the express written consent by Representative Director of AKEMD. As use here: Note1) A critical component is one whose failure to function or perform may reasonably be expecte to result, whether irectly or inirectly, in the loss of the safety or effectiveness of the evice or system containing it, an which must therefore meet very high stanars of performance an reliability. Note) A hazar relate evice or system is one esigne or intene for life support or maintenance of safety or for applications in meicine, aerospace, nuclear energy, or other fiels, in which its failure to function or perform may reasonably be expecte to result in loss of life or in significant injury or amage to person or property. It is the responsibility of the buyer or istributor of AKEMD proucts, who istributes, isposes of, or otherwise places the prouct with a thir party, to notify such thir party in avance of the above content an conitions, an the buyer or istributor agrees to assume any an all responsibility an liability for an hol AKEMD harmless from any an all claims arising from the use of sai prouct in the absence of such notification. - 15 -

A C D E E DGND JP1 GND AGND E J1 RIN C1 10u VD D J LIN C 10u 1 U1 AINR AINL CK0 CK 16 15 1 3 4 W1 DI1 MODE 8 7 6 5 CK0 CK DI DI1 4 3 1 RP1 47k D L 3 CK1 DI 14 DI0 C C10 47u VA 1 C7 0.1u T1 JP3 NJM78M05A REG 1 IN GND OUT 3 C8 47u VA REG C9 0.1u REG VD JP CK1 H R3 5.1 JP4 VD VD VA C3 C4 (open) 0.47u C11 10u C1 0.1u R1 51 C5 10u C6 0.1u R 51 6 VA MCLK 11 4 5 7 8 VCOM AGND VD DGND AK5357 PDN 13 CLK 1 LRCK 10 R4 51 R5 51 CLK MCLK LRCK DTO C C13 47u 1 VD DTO 9 1 D1 HU119 R6 10k UA 74HC14 U 74HC14 L H 1 3 4 PDN W PDN 3 1 C14 0.1u 6 5 VD UC 74HC14 for 74HC14 8 9 C15 0.1u UD 74HC14 10 11 UE 74HC14 A 1 13 A A U 74HC14-16- C D Title AKD5357- ize Document Number Rev A3 AK5357 1 Date: riay, October 8, 005 heet 1 of E

A C D E E REG VCC E C17 10u C16 47u C18 0.1u C19 0.47u D 48 RX3 NC 47 46 RX 45 TET1 44 D 1 IP0 INT0 36 NC OCK0 35 DI0 3 DI0 OCK1 34 MCLK C DI1 4 5 6 7 8 9 TET DI1 NC DI IP1 P/N CM1 33 CM0 3 PDN 31 PDN XTI 30 XTO 9 DAUX 8 CLK LRCK DTO MCLK CLK LRCK DTO PORT1 1 10 9 3 8 4 7 5 6 DP C 10 XTL0 MCKO 7 11 XTL1 ICK 6 C4 10u C5 10u A A C6 0.1u TVDD DV TX0 TX1 OUT COUT UOUT VOUT DVDD DV MCKO1 RX1 NC 43 4 RX0 AV 41 VCOM 40 R 39 AVDD 38 37 INT1 U3 AK4114 1 C0 10p X1 1.88M C1 10p 1 13 VIN 14 DTO 5 15 LRCK 16 C 0.1u 17 18 19 0 1 C3 0.1u 3 4 JP5 MCLK PORT IN 3 VCC DIT GND 1-17- C D Title AKD5357- ize Document Number Rev A3 AK4114 1 Date: riay, October 8, 005 heet of E A

-18-

-19-

-0-