74HC2G08-Q100; 74HCT2G08-Q100

Similar documents
74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC30-Q100; 74HCT30-Q100

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G02-Q100; 74HCT1G02-Q100

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Dual 2-input NOR gate

74HC3G04; 74HCT3G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Triple inverter

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

The 74LV08 provides a quad 2-input AND function.

74HC2G125; 74HCT2G125

Dual buffer/line driver; 3-state

74HC153-Q100; 74HCT153-Q100

74HC32-Q100; 74HCT32-Q100

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC03-Q100; 74HCT03-Q100

74AHC2G126; 74AHCT2G126

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

74HC151-Q100; 74HCT151-Q100

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74HC132-Q100; 74HCT132-Q100

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

Dual buffer/line driver; 3-state

74HC08-Q100; 74HCT08-Q100

74AHC2G241; 74AHCT2G241

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

7-stage binary ripple counter

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

The 74LV08 provides a quad 2-input AND function.

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

Triple inverting Schmitt trigger

74AHC1G00; 74AHCT1G00

74AHC30-Q100; 74AHCT30-Q100

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

74LVC07A-Q100. Hex buffer with open-drain outputs

74LVC1G125-Q100. Bus buffer/line driver; 3-state

74HC107-Q100; 74HCT107-Q100

NXP 74HC_HCT1G00 2-input NAND gate datasheet

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

The 74LVC10A provides three 3-input NAND functions.

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74HC109-Q100; 74HCT109-Q100

2-input single supply translating NAND gate

74HC280; 74HCT bit odd/even parity generator/checker

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

The 74AXP1G04 is a single inverting buffer.

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74HC1G125; 74HCT1G125

The 74AUP2G34 provides two low-power, low-voltage buffers.

3-to-8 line decoder, demultiplexer with address latches

The 74LV32 provides a quad 2-input OR function.

74AHC14-Q100; 74AHCT14-Q100

74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger

The 74LVC1G02 provides the single 2-input NOR function.

74HC365; 74HCT365. Hex buffer/line driver; 3-state

Bus buffer/line driver; 3-state

Octal buffer/line driver; 3-state

74AHC1G125; 74AHCT1G125

Low-power configurable multiple function gate

4-bit magnitude comparator

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

Hex inverter with open-drain outputs

74AHC1G126; 74AHCT1G126

Low-power triple buffer with open-drain output

74HC1G14; 74HCT1G14. The standard output currents are half of those of the 74HC14 and 74HCT14.

74AHC1G14; 74AHCT1G14

Single supply translating buffer/line driver; 3-state

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

8-bit parallel-in/serial-out shift register

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

74LVC14A-Q100. Hex inverting Schmitt trigger with 5 V tolerant input

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

Low-power configurable multiple function gate

74HC126; 74HCT126. Quad buffer/line driver; 3-state

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74AHC541-Q100; 74AHCT541-Q100

Low-power dual Schmitt trigger inverter

Low-power buffer with voltage-level translator

Transcription:

Rev. 1 11 November 2013 Product data sheet 1. General description The is a dual 2-input ND gate. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to s in excess of V CC. This product has been qualified to the utomotive Electronics Council (EC) standard Q100 (Grade 1) and is suitable for use in automotive applications. 2. Features and benefits utomotive product qualification in accordance with EC-Q100 (Grade 1) Specified from 40 C to +85 C and from 40 C to +125 C Wide supply range from 2.0 V to 6.0 V Input levels: For 74HC2G08-Q100: CMOS level For 74HCT2G08-Q100: TTL level Symmetrical output impedance High noise immunity Low power dissipation Balanced propagation delays Multiple package options ESD protection: MIL-STD-883, method 3015 exceeds 2000 V HBM JESD22-114F exceeds 2000 V MM JESD22-115- exceeds 200 V (C = 200 pf, R = 0 )

3. Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version 74HC2G08DP-Q100 40 C to +125 C TSSOP8 plastic thin shrink small outline package; 8 leads; SOT505-2 74HCT2G08DP-Q100 74HC2G08DC-Q100 40 C to +125 C VSSOP8 body width 3 mm; lead length 0.5 mm plastic very thin shrink small outline package; SOT765-1 74HCT2G08DC-Q100 8 leads; body width 2.3 mm 4. Marking Table 2. Marking code Type number Marking code [1] 74HC2G08DP-Q100 H08 74HCT2G08DP-Q100 T08 74HC2G08DC-Q100 H08 74HCT2G08DC-Q100 T08 [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. 5. Functional diagram 1 1B 2 2B 1Y 2Y & & 001aah788 001aah789 Fig 1. Logic symbol Fig 2. IEC logic symbol Y B mna221 Fig 3. Logic diagram (one gate) Product data sheet Rev. 1 11 November 2013 2 of 14

6. Pinning information 6.1 Pinning Fig 4. Pin configuration SOT505-2 (TSSOP8) and SOT765-1 (VSSOP8) 6.2 Pin description Table 3. Pin description Symbol Pin Description 1, 2 1, 5 data input 1B, 2B 2, 6 data input GND 4 ground (0 V) 1Y, 2Y 7, 3 data output V CC 8 supply 7. Functional description Table 4. Function table [1] Input Output n nb ny L L L L H L H L L H H H [1] H = HIGH level; L = LOW level. Product data sheet Rev. 1 11 November 2013 3 of 14

8. Limiting values Table 5. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply 0.5 +7.0 V I IK input clamping current V I < 0.5 V or V I >V CC + 0.5 V [1] - 20 m I OK output clamping current V O < 0.5 V or V O >V CC + 0.5 V [1] - 20 m I O output current V O = 0.5 V to (V CC +0.5V) [1] - 25 m I CC supply current [1] - 50 m I GND ground current [1] 50 - m T stg storage temperature 65 +150 C P D dynamic power dissipation T amb = 40 C to +125 C [2] - 300 mw [1] The input and output ratings may be exceeded if the input and output current ratings are observed. [2] For TSSOP8 package: above 55 C the value of P tot derates linearly with 2.5 mw/k. For VSSOP8 package: above 110 C the value of P tot derates linearly with 8 mw/k. 9. Recommended operating conditions Table 6. Recommended operating conditions Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 74HC2G08-Q100 74HCT2G08-Q100 Unit Min Typ Max Min Typ Max V CC supply 2.0 5.0 6.0 4.5 5.0 5.5 V V I input 0 - V CC 0 - V CC V V O output 0 - V CC 0 - V CC V T amb ambient temperature 40 +25 +125 40 +25 +125 C t/v input transition rise V CC = 2.0 V - - 625 - - - ns/v and fall rate V CC = 4.5 V - 1.67 139-1.67 139 ns/v V CC = 6.0 V - - 83 - - - ns/v Product data sheet Rev. 1 11 November 2013 4 of 14

10. Static characteristics Table 7. Static characteristics Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max 74HC2G08-Q100 V IH HIGH-level input V CC = 2.0 V 1.5 1.2-1.5 - V V CC = 4.5 V 3.15 2.4-3.15 - V V CC = 6.0 V 4.2 3.2-4.2 - V V IL LOW-level input V CC = 2.0 V - 0.8 0.5-0.5 V V CC = 4.5 V - 2.1 1.35-1.35 V V CC = 6.0 V - 2.8 1.8-1.8 V V OH HIGH-level output V I = V IH or V IL I O = 20 ; V CC = 2.0 V 1.9 2.0-1.9 - V I O = 20 ; V CC = 4.5 V 4.4 4.5-4.4 - V I O = 20 ; V CC = 6.0 V 5.9 6.0-5.9 - V I O = 4.0 m; V CC = 4.5 V 4.13 4.32-3.7 - V I O = 5.2 m; V CC = 6.0 V 5.63 5.81-5.2 - V V OL LOW-level output V I = V IH or V IL I O = 20 ; V CC = 2.0 V - 0 0.1-0.1 V I O = 20 ; V CC = 4.5 V - 0 0.1-0.1 V I O = 20 ; V CC = 6.0 V - 0 0.1-0.1 V I O = 4.0 m; V CC = 4.5 V - 0.15 0.33-0.4 V I O = 5.2 m; V CC = 6.0 V - 0.16 0.33-0.4 V I I input leakage current V I =V CC or GND; V CC =6.0V - - 1.0-1.0 I CC supply current per input pin; V I =V CC or GND; - - 10-20 I O =0; V CC =6.0V C I input capacitance - 1.5 - - - pf Product data sheet Rev. 1 11 November 2013 5 of 14

Table 7. Static characteristics continued Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max 74HCT2G08-Q100 V IH HIGH-level input V CC = 4.5 V to 5.5 V 2.0 1.6-2.0 - V V IL LOW-level input V CC = 4.5 V to 5.5 V - 1.2 0.8-0.8 V V OH HIGH-level output V I = V IH or V IL I O = 20 ; V CC = 4.5 V 4.4 4.5-4.4 - V I O = 4.0 m; V CC = 4.5 V 4.13 4.32-3.7 - V V OL LOW-level output V I = V IH or V IL I O = 20 ; V CC = 4.5 V - 0 0.1-0.1 V I O = 4.0 m; V CC = 4.5 V - 0.15 0.33-0.4 V I I input leakage current V I =V CC or GND; V CC =5.5V - - 1.0-1.0 I CC supply current V I =V CC or GND; I O =0; - - 10-20 V CC =5.5V I CC additional supply per input; V CC = 4.5 V to 5.5 V; - - 375-410 current V I =V CC 2.1 V; I O =0 C I input capacitance - 1.5 - - - pf [1] ll typical values are measured at T amb = 25 C. 11. Dynamic characteristics Table 8. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 6. Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max 74HC2G08-Q100 t pd propagation delay n and nb to ny; see Figure 5 [2] V CC = 2.0 V - 26 95-110 ns V CC = 4.5 V - 9 19-22 ns V CC = 5.0 V; C L = 15 pf - 9 - - - ns V CC = 6.0 V - 8 16-20 ns t t transition time see Figure 5 [3] V CC = 2.0 V - 20 95-125 ns V CC = 4.5 V - 7 19-25 ns V CC = 6.0 V - 6 16-20 ns C PD power dissipation capacitance V I =GNDtoV CC [4] - 10 - - - pf Product data sheet Rev. 1 11 November 2013 6 of 14

Table 8. Dynamic characteristics continued Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 6. Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max 74HCT2G08-Q100 t pd propagation delay n and nb to ny; see Figure 5 [2] V CC = 4.5 V - 14 30-36 ns V CC = 5.0 V; C L = 15 pf - 14 - - - ns t t transition time V CC = 4.5 V; see Figure 5 [3] - 7 19-22 ns C PD power dissipation capacitance V I =GNDtoV CC 1.5 V [4] - 10 - - - pf [1] ll typical values are measured at T amb = 25 C. [2] t pd is the same as t PLH and t PHL. [3] t t is the same as t TLH and t THL. [4] C PD is used to determine the dynamic power dissipation (P D in W). P D = C PD V CC 2 f i N + (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. 12. Waveforms V I n, nb input V M GND V OH ny output t PHL V Y V M V X t PLH V OL t THL t TLH 001aak020 Fig 5. Measurement points are given in Table 9. V OL and V OH are typical output levels that occur with the output load. Propagation delay data input (n, nb) to data output (ny) and transition time output (ny) Table 9. Measurement points Type Input Output V M V M V X V Y 74HC2G08-Q100 0.5V CC 0.5V CC 0.1V CC 0.9V CC 74HCT2G08-Q100 1.3 V 1.3 V 0.1V CC 0.9V CC Product data sheet Rev. 1 11 November 2013 7 of 14

V I negative pulse 0 V 90 % V M 10 % t W V M t f t r t r t f V I positive pulse 0 V 10 % 90 % V M t W V M V CC V CC G VI DUT VO RL S1 open RT CL 001aad983 Fig 6. Test data is given in Table 10. Definitions for test circuit: R T = Termination resistance should be equal to output impedance Z o of the pulse generator. C L = Load capacitance including jig and probe capacitance. R L = Load resistance. S1 = Test selection switch. Test circuit for measuring switching times Table 10. Test data Type Input Load S1 position V I t r, t f C L R L t PHL, t PLH 74HC2G08-Q100 GND to V CC 6 ns 15 pf, 50 pf 1 k open 74HCT2G08-Q100 GND to 3 V 6 ns 15 pf, 50 pf 1 k open Product data sheet Rev. 1 11 November 2013 8 of 14

13. Package outline TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2 D E X c y H E v M Z 8 5 2 1 ( 3 ) pin 1 index L p θ L 1 4 detail X e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1.1 0.15 0.00 2 3 b p c D (1) E (1) e H E L L p v w y Z (1) θ 0.95 0.75 0.25 0.38 0.22 0.18 0.08 3.1 2.9 3.1 2.9 0.65 4.1 3.9 0.5 0.47 0.33 0.2 0.13 0.1 0.70 0.35 8 0 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT505-2 - - - 02-01-16 Fig 7. Package outline SOT505-2 (TSSOP8) Product data sheet Rev. 1 11 November 2013 9 of 14

VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm SOT765-1 D E X c y H E v M Z 8 5 Q 2 1 pin 1 index ( 3 ) L p θ 1 4 detail X L e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1 0.15 0.00 2 3 b p c D (1) E (2) e H E L L p Q v w y Z (1) θ 0.85 0.60 0.12 0.27 0.17 0.23 0.08 2.1 1.9 2.4 2.2 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included. 0.5 3.2 3.0 0.4 0.40 0.15 0.21 0.19 0.2 0.13 0.1 0.4 0.1 8 0 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT765-1 MO-187 02-06-07 Fig 8. Package outline SOT765-1 (VSSOP8) Product data sheet Rev. 1 11 November 2013 10 of 14

14. bbreviations Table 11. cronym CMOS DUT ESD HBM MM TTL bbreviations Description Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 15. Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes v.1 20131111 Product data sheet - - Product data sheet Rev. 1 11 November 2013 11 of 14

16. Legal information 16.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 16.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 16.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use in automotive applications This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. Product data sheet Rev. 1 11 November 2013 12 of 14

No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Translations non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 16.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 17. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Product data sheet Rev. 1 11 November 2013 13 of 14

18. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 2 4 Marking................................ 2 5 Functional diagram...................... 2 6 Pinning information...................... 3 6.1 Pinning............................... 3 6.2 Pin description......................... 3 7 Functional description................... 3 8 Limiting values.......................... 4 9 Recommended operating conditions........ 4 10 Static characteristics..................... 5 11 Dynamic characteristics.................. 6 12 Waveforms............................. 7 13 Package outline......................... 9 14 bbreviations.......................... 11 15 Revision history........................ 11 16 Legal information....................... 12 16.1 Data sheet status...................... 12 16.2 Definitions............................ 12 16.3 Disclaimers........................... 12 16.4 Trademarks........................... 13 17 Contact information..................... 13 18 Contents.............................. 14 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 11 November 2013