74F138 1-of-8 Decoder/Demultiplexer

Similar documents
74F139 Dual 1-of-4 Decoder/Demultiplexer

74F139 Dual 1-of-4 Decoder/Demultiplexer

74F365 Hex Buffer/Driver with 3-STATE Outputs

74F153 Dual 4-Input Multiplexer

74F30 8-Input NAND Gate

74F161A 74F163A Synchronous Presettable Binary Counter

74F537 1-of-10 Decoder with 3-STATE Outputs

74F174 Hex D-Type Flip-Flop with Master Reset

74F109 Dual JK Positive Edge-Triggered Flip-Flop

74LCX138 Low Voltage 1-of-8 Decoder/Demultiplexer with 5V Tolerant Inputs

74F175 Quad D-Type Flip-Flop

74F379 Quad Parallel Register with Enable

Excellent Integrated System Limited

DM74LS154 4-Line to 16-Line Decoder/Demultiplexer

74F539 Dual 1-of-4 Decoder with 3-STATE Outputs

74F283 4-Bit Binary Full Adder with Fast Carry

54F 74F138 1-of-8 Decoder Demultiplexer

74F240 74F241 74F244 Octal Buffers/Line Drivers with 3-STATE Outputs

74F194 4-Bit Bidirectional Universal Shift Register

DM7445 BCD to Decimal Decoders/Drivers

74F382 4-Bit Arithmetic Logic Unit

74F Bit Random Access Memory with 3-STATE Outputs

DM7442A BCD to Decimal Decoders

74F538 1-of-8 Decoder with 3-STATE Outputs

DM74LS11 Triple 3-Input AND Gates

DM74LS02 Quad 2-Input NOR Gates

74F269 8-Bit Bidirectional Binary Counter

DM74LS138, DM74LS139 Decoders/Demultiplexers

74F Bit D-Type Flip-Flop

DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

74F181 4-Bit Arithmetic Logic Unit

74F579 8-Bit Bidirectional Binary Counter with 3-STATE Outputs

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs

54F 74F253 Dual 4-Input Multiplexer with TRI-STATE Outputs

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

74LVQ138 Low Voltage 1-of-8 Decoder/Demultiplexer

DM74LS90/DM74LS93 Decade and Binary Counters

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

74LVQ174 Low Voltage Hex D-Type Flip-Flop with Master Reset

74FR244 Octal Buffer/Line Driver with 3-STATE Outputs

DM7404 Hex Inverting Gates

54F 74F410 Register Stack 16 x4ram TRI-STATE Output Register

DM74LS02 Quad 2-Input NOR Gate

74F652 Transceivers/Registers

9321 DM9321 Dual 1-of-4 Decoder

DM74LS181 4-Bit Arithmetic Logic Unit

DM74LS08 Quad 2-Input AND Gates

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

74F843 9-Bit Transparent Latch

DM74LS05 Hex Inverters with Open-Collector Outputs

74FR74 74FR1074 Dual D-Type Flip-Flop

9312 DM9312 One of Eight Line Data Selectors Multiplexers

54F 74F534 Octal D-Type Flip-Flop with TRI-STATE Outputs

DM74LS174/DM74LS175 Hex/Quad D Flip-Flops with Clear

CD4028BC BCD-to-Decimal Decoder

74F899 9-Bit Latchable Transceiver with Parity Generator/Checker

DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

MM74HC138 3-to-8 Line Decoder

MM74HC139 Dual 2-To-4 Line Decoder

Features Y. Package Number. 54F240DM (Note 2) J20A 20-Lead Ceramic Dual-In-Line

54F 74F164A Serial-In Parallel-Out Shift Register

DM74LS375 4-Bit Latch

MM54HC148 MM74HC Line Priority Encoder

MM74HCT138 3-to-8 Line Decoder

54LS256 DM74LS256 Dual 4-Bit Addressable Latch

54153 DM54153 DM74153 Dual 4-Line to 1-Line Data Selectors Multiplexers

54AC32 Quad 2-Input OR Gate

MM74HC154 4-to-16 Line Decoder

54AC 74AC11 Triple 3-Input AND Gate

54LS352 DM74LS352 Dual 4-Line to 1-Line Data Selectors Multiplexers

DM74184 DM74185A BCD-to-Binary and Binary-to-BCD Converters

93L34 8-Bit Addressable Latch

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)

MM54HC154 MM74HC154 4-to-16 Line Decoder

DM Bit Addressable Latch

54LS20 DM54LS20 DM74LS20 Dual 4-Input NAND Gates

54LS00 DM54LS00 DM74LS00 Quad 2-Input NAND Gates

54LS85 DM54LS85 DM74LS85 4-Bit Magnitude Comparators

9334 DM Bit Addressable Latch

74VHC139 Dual 2-to-4 Decoder/Demultiplexer

74AC153 74ACT153 Dual 4-Input Multiplexer

DM54LS259 DM74LS259 8-Bit Addressable Latches

CD4028BC BCD-to-Decimal Decoder

54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs

DM74LS353 Dual 4-Input Multiplexer with TRI-STATE Outputs

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

MM74HC00 Quad 2-Input NAND Gate

54LS153 DM54LS153 DM74LS153 Dual 4-Line to 1-Line Data Selectors Multiplexers

CD4028BM CD4028BC BCD-to-Decimal Decoder

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

54F 74F251A 8-Input Multiplexer with TRI-STATE Outputs

Features Y Wide analog input voltage range g6v. Y Low on resistance 50 typ (VCC V EE e4 5V) Y Logic level translation to enable 5V logic with g5v

MM74HC251 8-Channel 3-STATE Multiplexer

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

74VHC138 3-to-8 Decoder/Demultiplexer

74VHC00 74VHCT00 Quad 2-Input NAND Gate

74VHC00 Quad 2-Input NAND Gate

74AC08 74ACT08 Quad 2-Input AND Gate

Transcription:

74F138 1-of-8 Decoder/Demultiplexer General Description The F138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three F138 devices or a 1-of-32 decoder using four F138 devices and one inverter. Ordering Code: Features n Demultiplexing capability n Multiple input enable for easy expansion n Active LOW mutually exclusive outputs n Guaranteed 4000V minimum ESD protection Commercial Package Package Description Number 74F138PC N16E 16-Lead (0.300" Wide) Molded Dual-In-Line 74F138SC (Note 1) M16A 16-Lead (0.150" Wide) Molded Small Outline, JEDEC 74F138SJ (Note 1) M16D 16-Lead (0.300" Wide) Molded Small Outline, EIAJ Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX. Logic Symbols February 1998 74F138 1-of-8 Decoder/Demultiplexer IEEE/IEC DS009478-3 DS009478-6 Connection Diagram Pin Assignment for DIP and SOIC DS009478-1 1998 Fairchild Semiconductor Corporation DS009478 www.fairchildsemi.com

Unit Loading/Fan Out Pin Names Description U.L. Input I IH /I IL HIGH/LOW Output I OH /I OL A 0 A 2 Address Inputs 1.0/1.0 20 µa/ 0.6 ma E 1,E 2 Enable Inputs (Active LOW) 1.0/1.0 20 µa/ 0.6 ma E 3 Enable Input (Active HIGH) 1.0/1.0 20 µa/ 0.6 ma O 0 O 7 Outputs (Active LOW) 50/33.3 1 ma/20 ma Functional Description The F138 high-speed 1-of-8 decoder/demultiplexer accepts three binary weighted inputs (A 0, A 1, A 2 ) and, when enabled, provides eight mutually exclusive active LOW outputs (O 0 O 7 ). The F138 features three Enable inputs, two active LOW (E 1, E 2 ) and one active HIGH (E 3 ). All outputs will be HIGH unless E 1 and E 2 are LOW and E 3 is HIGH. This multiple enable function allows easy parallel expansion of the Truth Table Inputs device to a 1-of-32 (5 lines to 32 lines) decoder with just four F138 devices and one inverter (See Figure 1). The F138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state. Outputs E 1 E 2 E 3 A 0 A 1 A 2 O 0 O 1 O 2 O 3 O 4 O 5 O 6 O 7 H X X X X X H H H H H H H H X H X X X X H H H H H H H H X X L X X X H H H H H H H H L L H L L L L H H H H H H H L L H H L L H L H H H H H H L L H L H L H H L H H H H H L L H H H L H H H L H H H H L L H L L H H H H H L H H H L L H H L H H H H H H L H H L L H L H H H H H H H H L H L L H H H H H H H H H H H L H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial www.fairchildsemi.com 2

Logic Diagram DS009478-4 Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. 3 www.fairchildsemi.com

Absolute Maximum Ratings (Note 2) Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias Plastic V CC Pin Potential to Ground Pin Input Voltage (Note 3) Input Current (Note 3) Voltage Applied to Output in HIGH State (with V CC = 0V) Standard Output 3-STATE Output Current Applied to Output 65 C to +150 C 55 C to +125 C 55 C to +175 C 55 C to +150 C 0.5V to +7.0V 0.5V to +7.0V 30 ma to +5.0 ma 0.5V to V CC 0.5V to +5.5V in LOW State (Max) ESD Last Passing Voltage (Min) Recommended Operating Conditions twice the rated I OL (ma) 4000V Free Air Ambient Temperature Commercial 0 C to +70 C Supply Voltage Commercial +4.5V to +5.5V Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 3: Either voltage limit or current limit is sufficient to protect inputs. DC Electrical Characteristics Symbol Parameter Min Typ Max Units V CC Conditions V IH Input HIGH Voltage 2.0 V Recognized as a HIGH Signal V IL Input LOW Voltage 0.8 V Recognized as a LOW Signal V CD Input Clamp Diode Voltage 1.2 V Min I IN = 18 ma V OH Output HIGH 10% V CC 2.5 I OH = 1 ma V Min Voltage 5% V CC 2.7 I OH = 1 ma V OL Output LOW Voltage 10% V CC 0.5 V Min I OL = 20 ma I IH Input HIGH Current 5.0 µa Max V IN = 2.7V I BVI Input HIGH Current Breakdown Test 7.0 µa Max V IN = 7.0V I CEX Output HIGH Leakage Current 50 µa Max V OUT = V CC V ID Input Leakage 4.75 V 0.0 I ID = 1.9 µa Test All Other Pins Grounded I OD Output Leakage 3.75 µa 0.0 V IOD = 150 mv Circuit Current All Other Pins Grounded I IL Input LOW Current 0.6 ma Max V IN = 0.5V I OS Output Short-Circuit Current 60 150 ma Max V OUT = 0V I CCH Power Supply Current 13 20 ma Max V O = HIGH I CCL Power Supply Current 13 20 ma Max V O = LOW AC Electrical Characteristics 74F 74F T A = +25 C T A,V CC = Com Symbol Parameter V CC = +5.0V C L = 50 pf Units C L = 50 pf Min Typ Max Min Max t PLH Propagation Delay 3.5 5.6 7.5 3.5 8.5 ns t PHL A n to O n 4.0 6.1 8.0 4.0 9.0 t PLH Propagation Delay 3.5 5.4 7.0 3.5 8.0 ns t PHL E 1 or E 2 to O n 3.0 5.3 7.0 3.0 7.5 t PLH Propagation Delay 4.0 6.2 8.0 4.0 9.0 ns t PHL E 3 to O n 3.5 5.6 7.5 3.5 8.5 www.fairchildsemi.com 4

AC Electrical Characteristics (Continued) FIGURE 1. Expansion to 1-of-32 Decoding DS009478-5 5 www.fairchildsemi.com

6

Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead (0.150" Wide) Molded Small Outline Package, JEDEC (S) Package Number M16A 16-Lead (0.300" Wide) Molded Small Outline Package, EIAJ (SJ) Package Number M16D 7 www.fairchildsemi.com

74F138 1-of-8 Decoder/Demultiplexer Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead (0.300" Wide) Molded Dual-In-Line Package (P) Package Number N16E LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE- VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI- CONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Fairchild Semiconductor Corporation Americas Customer Response Center Tel: 1-888-522-5372 www.fairchildsemi.com Fairchild Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 8 141-35-0 English Tel: +44 (0) 1 793-85-68-56 Italy Tel: +39 (0) 2 57 5631 Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061 National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179 Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.