Metal-Semiconductor Interfaces. Metal-Semiconductor contact. Schottky Barrier/Diode. Ohmic Contacts MESFET. UMass Lowell Sanjeev Manohar

Similar documents
Thermionic Emission Theory

MOSFET Models. The basic MOSFET model consist of: We will calculate dc current I D for different applied voltages.

Current mechanisms Exam January 27, 2012

EE105 - Spring 2007 Microelectronic Devices and Circuits. Structure and Symbol of MOSFET. MOS Capacitor. Metal-Oxide-Semiconductor (MOS) Capacitor

FIELD EFFECT TRANSISTORS:

Lecture 8. MOS (Metal Oxide Semiconductor) Structures

FIELD-EFFECT TRANSISTORS

Lecture 6: 2D FET Electrostatics

Lecture 12: MOS Capacitors, transistors. Context

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Fabrication and Electrical Characterization of AlGaN/GaN HFETs

Semiconductor Physics and Devices

Long Channel MOS Transistors

MOSFET DC Models. In this set of notes we will. summarize MOSFET V th model discussed earlier. obtain BSIM MOSFET V th model

Schottky diodes. JFETs - MESFETs - MODFETs

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

ECE606: Solid State Devices Lecture 23 MOSFET I-V Characteristics MOSFET non-idealities

Section 12: Intro to Devices

8. Schottky contacts / JFETs

MOSFET: Introduction

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Spring Semester 2012 Final Exam

Lecture 12: MOSFET Devices

MOSFETs - An Introduction

Schottky Rectifiers Zheng Yang (ERF 3017,

Semiconductor Physics Problems 2015

ECE606: Solid State Devices Lecture 22 MOScap Frequency Response MOSFET I-V Characteristics

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

MOSFET Physics: The Long Channel Approximation

EECS130 Integrated Circuit Devices

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Sample Exam # 2 ECEN 3320 Fall 2013 Semiconductor Devices October 28, 2013 Due November 4, 2013

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

MOS CAPACITOR AND MOSFET

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

Section 12: Intro to Devices

Metal Semiconductor Contacts

Avalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping

Proposal of the Thin Film Pirani Vacuum Sensor Still Sensitive Above 1 Atmosphere ABSTRACT INTRODUCTION

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

GaN based transistors

The Intrinsic Silicon

Figure 3.1 (p. 141) Figure 3.2 (p. 142)

EE 130 Intro to MS Junctions Week 6 Notes. What is the work function? Energy to excite electron from Fermi level to the vacuum level

Semiconductor Device Physics

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS

MOS: Metal-Oxide-Semiconductor

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

Course Administration. CPE/EE 427, CPE 527 VLSI Design I L04: MOS Transistors. Review: CMOS Process at a Glance

ECE 342 Electronic Circuits. 3. MOS Transistors

Semiconductor Integrated Process Design (MS 635)

EECS130 Integrated Circuit Devices

Characteristics and parameter extraction for NiGe/n-type Ge Schottky diode with variable annealing temperatures

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

Integrated Circuits & Systems

PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS

B.Supmonchai June 26, q Introduction of device basic equations. q Introduction of models for manual analysis.

Field-Effect (FET) transistors

The Gradual Channel Approximation for the MOSFET:

VLSI Design I; A. Milenkovic 1

Device Models (PN Diode, MOSFET )

ELEC 4700 Assignment #2

Student Number: CARLETON UNIVERSITY SELECTED FINAL EXAMINATION QUESTIONS

MENA9510 characterization course: Capacitance-voltage (CV) measurements

Lecture 3: Transistor as an thermonic switch

Analytical Modeling and Simulation of SiGe MOS Gate HEMT

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

Lecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005

Lecture 17 Field-Effect Transistors 2

ECE 340 Lecture 39 : MOS Capacitor II

For the following statements, mark ( ) for true statement and (X) for wrong statement and correct it.

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

Lecture 11: MOS Transistor

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

ECE321 Electronics I

JFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.

4H- and 6H- Silicon Carbide in Power MOSFET Design. Md Hasanuzzaman

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Extensive reading materials on reserve, including

Lecture 9: Metal-semiconductor junctions

Lecture 5 Junction characterisation

Metallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2

Device Models (PN Diode, MOSFET )

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

Institute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2

Theory of Electrical Characterization of Semiconductors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS electrostatic: Quantitative analysis

Semiconductor Physics and Devices

Lecture 04 Review of MOSFET

The Devices: MOS Transistors

Electrical Characteristics of Multilayer MoS 2 FET s

Appendix 1: List of symbols

Effective masses in semiconductors

MOS Transistor Properties Review

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

Transcription:

Metal-Semiconductor Interface Metal-Semiconductor contact Schottky Barrier/iode Ohmic Contact MESFET UMa Lowell 10.5 - Sanjeev

evice Building Block UMa Lowell 10.5 - Sanjeev

UMa Lowell 10.5 - Sanjeev

Energy band diagram of an iolated metal adjacent to an iolated n-type emiconductor UMa Lowell 10.5 - Sanjeev

Energy band diagram of a metal-emiconductor contact in thermal equilibrium. UMa Lowell 10.5 - Sanjeev

Meaured barrier height for metal-ilicon and metal-gallium arenide contact UMa Lowell 10.5 - Sanjeev

Energy band diagram of metal n-type and p-type emiconductor under thermal equilibrium UMa Lowell 10.5 - Sanjeev

Energy band diagram of metal n-type and p-type emiconductor under forward a UMa Lowell 10.5 - Sanjeev

Energy band diagram of metal n-type and p-type emiconductor under revere a. UMa Lowell 10.5 - Sanjeev

Charge ditribution electric-field ditribution UMa Lowell 10.5 - Sanjeev

epletion Layer ρ qn E ρ ε de dx 0 < qn ε x < W qn ε qn E( x) ( W x) ε UMa Lowell 10.5 - Sanjeev

qn x) dx W W E( x) dx ( W 0 ε 0 qn ε 0 qnw ( W x) d( W x) ε W epletion width W ε ( )/ qn Charge per unit area Q QN W q ε N ( ) UMa Lowell 10.5 - Sanjeev

Capacitance er unit area: C Q qε N ε ( ) W Rearranging: C 1 qε ( ) N Or: N qε d 1 ( 1 ) / d C UMa Lowell 10.5 - Sanjeev

1/C veru applied voltage for W-Si and W-aA diode UMa Lowell 10.5 - Sanjeev

1/C v If traight line contant doping profile lope doping concentration If not traight line, can be ued to find profile Intercept can be ued to find φ Bn φ Bn n + n kt q N ln n i UMa Lowell 10.5 - Sanjeev

Current tranport by the thermionic emiion proce Thermal equilibrium forward a revere a UMa Lowell 10.5 - Sanjeev

Thermionic emiion Number of electron with enough thermal energy to overcome barrier: n th N C e qφ kt Bn At thermal equilibrium, current going both way i the ame: j j C1 N m m C e q Bn φ kt UMa Lowell 10.5 - Sanjeev

Forward Bia Barrier for electron in emiconductor i reduced by F φ kt q C th F Bn e N n ) ( Barrier for electron from metal to emiconductor i the ame Net current: 1 ) ( 1 e C N e C N j j j kt q C kt q C m m Bn F Bn φ φ 1 1 1 1 e e C N j kt q kt q C C C m m F Bn φ UMa Lowell 10.5 - Sanjeev 1 *T A N C C

Forward Bia j q kt j e 1 j A φ kt * T e q Bn Effective Richardon Contant A* 4πqm e * k h erive by determining current with integral of velocity and denity of tate j v ( E ) dn ( E ) v ( E ) g ( E ) f ( E ) de UMa Lowell 10.5 - Sanjeev

Forward current denity v applied voltage of W-Si and W-aA diode UMa Lowell 10.5 - Sanjeev

Thermionic Emiion over the barrier low doping UMa Lowell 10.5 - Sanjeev

Tunneling through the barrier high doping UMa Lowell 10.5 - Sanjeev

Tunneling through the barrier Narrow depletion width for high doping tunneling From QM 101: Wavefunction i exponential depending on barrier width and height probality of making it to the other ide ~ ψ Ψ ( x, t) e iωt e αx α m ( U E) h I [ ] W m( qφ q)/ ~ exp h Bn W ε ( ) / qn C ( ) ) φbn I ~ exp C 4 mε / h N UMa Lowell 10.5 - Sanjeev

Contact reitance Specific Contact Reitance(baed on current denity) R C J J 1 0 For tunneling current through barrier (high doping): ( φ ) C Bn ~ exp N I Ohmic Contact: C φ Bn ~ exp Nh RC UMa Lowell 10.5 - Sanjeev

Calculated and meaured value of pecific contact reitance UMa Lowell 10.5 - Sanjeev

MESFET UMa Lowell 10.5 - Sanjeev

MESFET Qualitative Operation No gate voltage depletion from built-in voltage oitive drain voltage caue revere a Increaed depletion width with increaed R ρ L A L qμ n N Z( a W ) UMa Lowell 10.5 - Sanjeev

MESFET Qualitative Operation At higher drain voltage, Wa pinch off at at qnw ε at qn a ε UMa Lowell 10.5 - Sanjeev

MESFET Qualitative Operation Above pinchoff voltage, drain current doe not increae oltage at pinch-off point i till dat UMa Lowell 10.5 - Sanjeev

MESFET Qualitative Operation Addition of gate voltage (negative) increae baeline depletion width inch-off occur ooner Saturation voltage and current are reduced (narrower channel) at qn a εε UMa Lowell 10.5 - Sanjeev

I- Characteritic Linear Region d I dr Idy q μ n N Z a [ W (y) ] W ( y ) ( ( y) + + ) ε ) qn d qn ε WdW UMa Lowell 10.5 - Sanjeev

I- Characteritic Linear Region [ ] [ ] WdW qn W Z a N q d y W Z a N q dy I n n μ μ ) ( [ ] q n ε μ μ ) ( W WdW a N q I W n ε ) ( 1 W WdW a L I W ( ) ( ) ε μ 1 1 W W W a W L N q I n UMa Lowell 10.5 - Sanjeev

I- Characteritic Linear Region qn W ) ( 1 + ε qn W ) ( + + ε I I + + + + n a N q Z I μ a qn L ε UMa Lowell 10.5 - Sanjeev ε

Normalized ideal current-voltage characteritic of a MESFET with.. UMa Lowell 10.5 - Sanjeev

UMa Lowell 10.5 - Sanjeev

Tranconductance + + + + I I In Saturation: + + at + + + + at I I ( ) + + + 1 at I I ( ) + + + 1 at I I UMa Lowell 10.5 - Sanjeev

Tranconductance 1 ( ) + + + 1 at I I m I g ( ) ( ) + + m I g * 1 0 1 + m I g 1 + μ n m L a qn Z g 1 UMa Lowell 10.5 - Sanjeev

Equivalent Circuit - High Frequency AC Input tage look like capacitance gate-to-channel Output t capacitance ignored -drain-to-ource capacitance mall UMa Lowell 10.5 - Sanjeev

Maximum Frequency (not in aturation) C i i capacitance per unit area and C gate i total capacitance of the gate C C ZL gate i Ff max when gain1 (i out /i in 1) f max C f gate max g πc m gate εs ZL W ZμnqNa L εs πzl W μ qn a π L ε n UMa Lowell 10.5 - Sanjeev

elocity Saturation qn W a Z qn A I υ υ ) ( * rain current: Tranconductance W Z W W I I g m ε υ Cutoff Frequency: C g f m max W Z πc gate / max UMa Lowell 10.5 - Sanjeev ( ) L W ZL W Z f S π ε ε π ε υ / / max

Figure 7.15. The drift velocity veru the electric field for electron in variou emiconductor material. UMa Lowell 10.5 - Sanjeev

III- MESFET aa and In +Semi-inulating material high peed device (like built-in SOI) +High Electron Molity/Saturation elocity high peed +irect Bandgap photonic device +Heterotructure bandgap engineering -No Simple Oxide MOSFETS not viable no equivalent to SiO UMa Lowell 10.5 - Sanjeev

III- Tranitor: aa No imple oxide for OX MOSFETS not widely ued MESFET tructure more common mea tructure depletion mode tranitor Source ate rain Semi-inulating Subtrate UMa Lowell 10.5 - Sanjeev

epletion Mode aa MESFET N-type material high electron molity Mea etch for iolation on SI ubtrate Ohmic contact for Source and rain alloyed Shottky contact for ate Ti Receed gate depth determine threhold UMa Lowell 10.5 - Sanjeev

aa MESFET Fabrication Si Implant Si N 4 Semi-inulating aa Subtrate epoit Si N 4 layer, implant Si and anneal for form n-type material Can alo grow n-type epi layer by MBE or MOC UMa Lowell 10.5 - Sanjeev

N-type aa Semi-inulating aa Subtrate Ohmic contact formation for ource and drain NiAue evaporate Au(88wt%)e(1wt%) then Ni (+Au) anneal l0 min at t450 C in H/N Au react with a from ubtrate a vacancie e fill a vacancie heavy n-type doping low contact reitance ohmic UMa Lowell 10.5 - Sanjeev e doping not uniform preading reitance effect

Semi-inulating aa Subtrate ate Rece Etch Wet etching Channel depth determine pinch-off voltage Channel reitance can be monitored in-itu UMa Lowell 10.5 - Sanjeev

Semi-inulating aa Subtrate Mea Rece Etch Wet etching Semi-inulating ubtrate for device iolation UMa Lowell 10.5 - Sanjeev

Semi-inulating aa Subtrate Shottky ate Electrode depoition Ti/t/Au or Ti/d/Au Almot any metal will form barrier a diffue in many metal Ti contact t or d barrier layer Au added for low reitivity UMa Lowell 10.5 - Sanjeev

aa igital Circuit: irect Coupled FET Logic (CFL) lowet power and highet level of integration Ue enhancement and depletion mode tranitor Enhancement mode tranitor made uing thinner gate rece or different doping to change threhold UMa Lowell 10.5 - Sanjeev

CFL Fabrication Sequence UMa Lowell 10.5 - Sanjeev

CFL Fabrication Sequence(cont.) UMa Lowell 10.5 - Sanjeev