SIMPLIFICATION OF BOOLEAN ALGEBRA. Presented By: Ms. Poonam Anand

Similar documents
Why digital? Overview. Number Systems. Binary to Decimal conversion

Theorem/Law/Axioms Over (.) Over (+)

UNIT 5 KARNAUGH MAPS Spring 2011

Fundamentals of Boolean Algebra

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 2 Circuit Optimization

K-map Definitions. abc

CHAPTER 3 LOGIC GATES & BOOLEAN ALGEBRA

Boolean Algebra and Logic Simplification

Simplifying Logic Circuits with Karnaugh Maps

Goals for Lecture. Binary Logic and Gates (MK 2.1) Binary Variables. Notation Examples. Logical Operations

Minimization techniques

for Digital Systems Simplification of logic functions Tajana Simunic Rosing Sources: TSR, Katz, Boriello & Vahid

This form sometimes used in logic circuit, example:

Unit 4. Combinational Circuits

Digital Design 2. Logic Gates and Boolean Algebra

Unit 2 Session - 6 Combinational Logic Circuits

Digital Fundamentals

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Engr354: Digital Logic Circuits

Logic Simplification. Boolean Simplification Example. Applying Boolean Identities F = A B C + A B C + A BC + ABC. Karnaugh Maps 2/10/2009 COMP370 1

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Boolean Algebra. Boolean Variables, Functions. NOT operation. AND operation. AND operation (cont). OR operation

Z = F(X) Combinational circuit. A combinational circuit can be specified either by a truth table. Truth Table

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

ELC224C. Karnaugh Maps

Possible logic functions of two variables

expression simply by forming an OR of the ANDs of all input variables for which the output is

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

Learning Objectives. Boolean Algebra. In this chapter you will learn about:

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

211: Computer Architecture Summer 2016

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Having read this workbook you should be able to: design a logic circuit from its Boolean equation or truth table.

Chapter 4 Optimized Implementation of Logic Functions

EEE130 Digital Electronics I Lecture #4

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

Digital Logic Design. Combinational Logic

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

1 Boolean Algebra Simplification

ﻮﻧﺭﺎﮐ ﺔﺸﻘﻧ ﺎﺑ ﻱﺯﺎﺳ ﻪﻨﻴﻬﺑ

ECE/Comp Sci 352 Digital System Fundamentals Quiz # 1 Solutions

Combinational Logic Circuits Part II -Theoretical Foundations

Gates. Quiz 1 will cover up to and including this lecture. The book says something about NAND... maybe an in-law. Is he talking about BILL??? 6.

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

Chapter 2 Part 7 Combinational Logic Circuits

Electronics. Overview. Introducction to Synthetic Biology

Digital Logic Design ABC. Representing Logic Operations. Dr. Kenneth Wong. Determining output level from a diagram. Laws of Boolean Algebra

Combinational Logic. Precedence. Quick Quiz 25/9/12. Schematics à Boolean Expression. 3 Representations of Logic Functions. Dr. Hayden So.

Digital Circuit And Logic Design I. Lecture 4

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

COMP2611: Computer Organization. Introduction to Digital Logic

Combinational Logic (mostly review!)

Multiply Out Using DeMorgan and K-Maps

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

EE 110 Practice Problems for Exam 1: Solutions, Fall 2008

Chapter 2 Combinational Logic Circuits

Karnaugh Maps ف ر آ ا د : ا ا ب ا م آ ه ا ن ر ا

Logic Synthesis. Late Policies. Wire Gauge. Schematics & Wiring

Logic. Combinational. inputs. outputs. the result. system can

Basic Gate Repertoire

Lecture 3. Title goes here 1. level Networks. Boolean Algebra and Multi-level. level. level. level. level

12/31/2010. Overview. 05-Boolean Algebra Part 3 Text: Unit 3, 7. DeMorgan s Law. Example. Example. DeMorgan s Law

ENGG 1203 Tutorial - 2 Recall Lab 2 - e.g. 4 input XOR. Parity checking (for interest) Recall : Simplification methods. Recall : Time Delay

CMSC 313 Lecture 19 Combinational Logic Components Programmable Logic Arrays Karnaugh Maps

Introduction to Karnaugh Maps

Prove that if not fat and not triangle necessarily means not green then green must be fat or triangle (or both).

Ch 2. Combinational Logic. II - Combinational Logic Contemporary Logic Design 1

Logic Design Combinational Circuits. Digital Computer Design

Logic. Basic Logic Functions. Switches in series (AND) Truth Tables. Switches in Parallel (OR) Alternative view for OR

ELCT201: DIGITAL LOGIC DESIGN

14:332:231 DIGITAL LOGIC DESIGN. Combinational Circuit Synthesis

Combinational Logic Fundamentals

MODULAR CIRCUITS CHAPTER 7

ENG2410 Digital Design Combinational Logic Circuits

DIGITAL CIRCUIT LOGIC BOOLEAN ALGEBRA

Boolean cubes EECS150. Mapping truth tables onto cubes. Simplification. The Uniting Theorem. Three variable example

Number System conversions

Karnaugh Maps Objectives

DIGITAL TECHNICS I. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 5. LECTURE: LOGIC SYNTHESIS

Combinational logic. Possible logic functions of two variables. Minimal set of functions. Cost of different logic functions.

Lecture 2. Notes. Notes. Notes. Boolean algebra and optimizing logic functions. BTF Electronics Fundamentals August 2014

WEEK 3.1 MORE ON KARNAUGH MAPS

Introduction. 1854: Logical algebra was published by George Boole known today as Boolean Algebra

CHAPTER1: Digital Logic Circuits Combination Circuits

Logic Gate Level. Part 2

Signals and Systems Digital Logic System

ELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT, OAKLAND UNIVERSITY ECE-2700: Digital Logic Design Fall Notes - Unit 1

Textbook: Digital Design, 3 rd. Edition M. Morris Mano

Logic Design. Chapter 2: Introduction to Logic Circuits

3. PRINCIPLES OF COMBINATIONAL LOGIC

Introduction to Digital Logic Missouri S&T University CPE 2210 Karnaugh Maps

ELEC Digital Logic Circuits Fall 2015 Logic Minimization (Chapter 3)

Midterm1 Review. Jan 24 Armita

12/31/2010. Overview. 10-Combinational Circuit Design Text: Unit 8. Limited Fan-in. Limited Fan-in. Limited Fan-in. Limited Fan-in

Chapter 2 Combinational logic

Chapter 7 Logic Circuits

CMSC 313 Lecture 19 Homework 4 Questions Combinational Logic Components Programmable Logic Arrays Introduction to Circuit Simplification

Boolean Algebra. Boolean Algebra

COMBINATIONAL LOGIC FUNCTIONS

Advanced Boolean Logic and Applications to Control Systems

Transcription:

SIMPLIFITION OF OOLEN LGER Presented y: Ms. Poonam nand

SIMPLIFITION USING OOLEN LGER simplified oolean expression uses the fewest gates possible to implement a given expression. ()()

SIMPLIFITION USING OOLEN LGER ()() (distributive law) (rule 7; =) (rule 5; =) (rule 10; =) (rule 10; =) ()()

SIMPLIFITION USING OOLEN LGER Try these: [ ( D) ] 8

STNDRD FORMS OF OOLEN EXPRESSIONS ll oolean expressions, regardless of their form, can be converted into either of two standard forms: The sum-of-products (SOP) form The product-of-sums (POS) form Standardization makes the evaluation, simplification, and implementation of oolean expressions much more systematic and easier.

SUM-OF-PRODUTS (SOP)

THE SUM-OF-PRODUTS (SOP) FORM n SOP expression when two or more product terms are summed by oolean addition. Examples: DE D lso: D In an SOP form, a single overbar cannot extend over more than one variable; however, more than one variable in a term can have an overbar: example: ut not: is OK!

IMPLEMENTTION OF N SOP X=D ND/OR implementation NND/NND implementation D X D X

GENERL EXPRESSION SOP ny logic expression can be changed into SOP form by applying oolean algebra techniques. ex: ( D) = D ( D EF) = D EF ( )( D) = D D ( ) = ( ) = ( ) =

THE STNDRD SOP FORM standard SOP expression is one in which all the variables in the domain appear in each product term in the expression. Example: D D Standard SOP expressions are important in: onstructing truth tables D The Karnaugh map simplification method

ONVERTING PRODUT TERMS TO STNDRD SOP Step 1: Multiply each nonstandard product term by a term made up of the sum of a missing variable and its complement. This results in two product terms. s you know, you can multiply anything by 1 without changing its value. Step 2: Repeat step 1 until all resulting product term contains all variables in the domain in either complemented or uncomplemented form. In converting a product term to standard form, the number of product terms is doubled for each missing variable.

ONVERTING PRODUT TERMS TO STNDRD SOP (EXMPLE) onvert the following oolean expression into standard SOP form: D = ( D D) = D D = ( ) = ( D D) ( D D) = D D D D D = D D D D D D D 8

INRY REPRESENTTION OF STNDRD PRODUT TERM standard product term is equal to 1 for only one combination of variable values. Example: D is equal to 1 when =1, =0, =1, and D=0 as shown below D = 1 0 1 0 = 1 1 1 1 = 1 nd this term is 0 for all other combinations of values for the variables.

PRODUT-OF-SUMS (POS)

THE PRODUT-OF-SUMS (POS) FORM When two or more sum terms are multiplied, the result expression is a product-of-sums (POS): ( )( Examples: ( )( D ( )( ) E)( )( ) D) In a POS form, a single overbar cannot extend over more than one variable; however, more than one variable in a term can have an overbar: example: is OK! lso: ( )( D) ut not:

IMPLEMENTTION OF POS X=()(D)() OR/ND implementation D X

THE STNDRD POS FORM standard POS expression is one in which all the variables in the domain appear in each sum term in the expression. Example: ( D)( D)( D) Standard POS expressions are important in: onstructing truth tables The Karnaugh map simplification method

ONVERTING SUM TERM TO STNDRD POS Step 1: dd to each nonstandard product term a term made up of the product of the missing variable and its complement. This results in two sum terms. s you know, you can add 0 to anything without changing its value. Step 2: pply rule 12 =()(). Step 3: Repeat step 1 until all resulting sum terms contain all variable in the domain in either complemented or uncomplemented form.

ONVERTING SUM TERM TO STNDRD POS (EXMPLE) onvert the following oolean expression into standard POS form: ) )( )( ( D D ) )( )( )( )( ( ) )( )( ( ) )( ( ) )( ( D D D D D D D D D D D D D DD = = = = =

INRY REPRESENTTION OF STNDRD SUM TERM standard sum term is equal to 0 for only one combination of variable values. Example: D is equal to 0 when =0, =1, =0, and D=1 as shown below D = 0 1 0 1 = 0 0 0 0 = 0 nd this term is 1 for all other combinations of values for the variables.

SOP/POS

ONVERTING STNDRD SOP TO STNDRD POS The Facts: The binary values of the product terms in a given standard SOP expression are not present in the equivalent standard POS expression. The binary values that are not represented in the SOP expression are present in the equivalent POS expression.

ONVERTING STNDRD SOP TO STNDRD POS What can you use the facts? onvert from standard SOP to standard POS. How? Step 1: Evaluate each product term in the SOP expression. That is, determine the binary numbers that represent the product terms. Step 2: Determine all of the binary numbers not included in the evaluation in Step 1. Step 3: Write the equivalent sum term for each binary number from Step 2 and express in POS form.

ONVERTING STNDRD SOP TO STNDRD POS (EXMPLE) onvert the SOP expression to an equivalent POS expression: The evaluation is as follows: 000 010 011 101 111 There are 8 possible combinations. The SOP expression contains five of these, so the POS must contain the other 3 which are: 001, 100, and 110. ( )( )( )

OOLEN EXPRESSIONS & TRUTH TLES ll standard oolean expression can be easily converted into truth table format using binary values for each term in the expression. lso, standard SOP or POS expression can be determined from the truth table.

ONVERTING SOP EXPRESSIONS TO TRUTH TLE FORMT Recall the fact: n SOP expression is equal to 1 only if at least one of the product term is equal to 1. onstructing a truth table: Step 1: List all possible combinations of binary values of the variables in the expression. Step 2: onvert the SOP expression to standard form if it is not already. Step 3: Place a 1 in the output column (X) for each binary value that makes the standard SOP expression a 1 and place 0 for all the remaining binary values.

ONVERTING SOP EXPRESSIONS TO TRUTH TLE FORMT (EXMPLE) Develop a truth table for the standard SOP expression Inputs Output Product X Term 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 1 1 0 1 0 1 1 0 0 1 1 1 1

ONVERTING POS EXPRESSIONS TO TRUTH TLE FORMT Recall the fact: POS expression is equal to 0 only if at least one of the product term is equal to 0. onstructing a truth table: Step 1: List all possible combinations of binary values of the variables in the expression. Step 2: onvert the POS expression to standard form if it is not already. Step 3: Place a 0 in the output column (X) for each binary value that makes the standard POS expression a 0 and place 1 for all the remaining binary values.

ONVERTING POS EXPRESSIONS TO TRUTH TLE FORMT (EXMPLE) Develop a truth table for the standard SOP expression ( )( ( )( )( ) ) Inputs Output Product X Term 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 1 1 0 1 0 1 1 0 0 1 1 1 1 ( ) ( ) ( ) ( ) ( )

DETERMINING STNDRD EXPRESSION FROM TRUTH TLE To determine the standard SOP expression represented by a truth table. Instructions: Step 1: List the binary values of the input variables for which the output is 1. Step 2: onvert each binary value to the corresponding product term by replacing: each 1 with the corresponding variable, and each 0 with the corresponding variable complement. Example: 1010 D

DETERMINING STNDRD EXPRESSION FROM TRUTH TLE To determine the standard POS expression represented by a truth table. Instructions: Step 1: List the binary values of the input variables for which the output is 0. Step 2: onvert each binary value to the corresponding product term by replacing: each 1 with the corresponding variable complement, and each 0 with the corresponding variable. Example: 1001 D

DETERMINING STNDRD EXPRESSION FROM TRUTH TLE (EXMPLE) I/P O/P X 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 1 There are four 1s in SOP the output and the corresponding binary value are 011, 100, 110, and 111. 011 100 110 111 X = There are four 0s in the POS output and the corresponding binary value are 000, 001, 010, and 101. 000 001 010 101 X = ( )( )( )( )

THE KRNUGH MP

THE KRNUGH MP Feel a little difficult using oolean algebra laws, rules, and theorems to simplify logic? K-map provides a systematic method for simplifying oolean expressions and, if properly used, will produce the simplest SOP or POS expression possible, known as the minimum expression.

WHT IS K-MP It s similar to truth table; instead of being organized (i/p and o/p) into columns and rows, the K-map is an array of cells in which each cell represents a binary value of the input variables. The cells are arranged in a way so that simplification of a given expression is simply a matter of properly grouping the cells. K-maps can be used for expressions with 2, 3, 4, and 5 variables. 3 and 4 variables will be discussed to illustrate the principles.

THE 3 VRILE K-MP There are 8 cells as shown: 0 1 00 01 11 10

THE 4-VRILE K-MP D 00 01 11 10 00 D D D D 01 D D D D 11 D D D D 10 D D D D

ELL DJENY D 00 01 11 10 00 01 11 10

K-MP SOP MINIMIZTION The K-Map is used for simplifying oolean expressions to their minimal form. minimized SOP expression contains the fewest possible terms with fewest possible variables per term. Generally, a minimum SOP expression can be implemented with fewer logic gates than a standard expression.

MPPING STNDRD SOP EXPRESSION For an SOP expression in standard form: 1 is placed on the K- map for each product term in the expression. Each 1 is placed in a cell corresponding to the value of a product term. Example: for the product term, a 1 goes in the 101 cell on a 3-variable map. 00 01 11 10 0 1 1

MPPING STNDRD SOP EXPRESSION (FULL EXMPLE) The expression: 000 001 110 100 Practice: D D D D D D D 00 01 11 10 0 1 1 1 1 1

MPPING NONSTNDRD SOP EXPRESSION oolean expression must be in standard form before you use a K-map. If one is not in standard form, it must be converted. You may use the procedure mentioned earlier or use numerical expansion.

MPPING NONSTNDRD SOP EXPRESSION Numerical Expansion of a Nonstandard product term ssume that one of the product terms in a certain 3- variable SOP expression is. It can be expanded numerically to standard form as follows: Step 1: Write the binary value of the two variables and attach a 0 for the missing variable : 100. Step 2: Write the binary value of the two variables and attach a 1 for the missing variable : 100. The two resulting binary numbers are the values of the standard SOP terms and. If the assumption that one of the product term in a 3-variable expression is. How can we do this?

MPPING NONSTNDRD SOP EXPRESSION Map the following SOP expressions on K- maps: D D D D D D

K-MP SIMPLIFITION OF SOP EXPRESSIONS fter an SOP expression has been mapped, we can do the process of minimization: Grouping the 1s Determining the minimum SOP expression from the map

GROUPING THE 1S You can group 1s on the K-map according to the following rules by enclosing those adjacent cells containing 1s. The goal is to maximize the size of the groups and to minimize the number of groups.

GROUPING THE 1S (RULES) 1. group must contain either 1,2,4,8,or 16 cells (depending on number of variables in the expression) 2. Each cell in a group must be adjacent to one or more cells in that same group, but all cells in the group do not have to be adjacent to each other. 3. lways include the largest possible number of 1s in a group in accordance with rule 1. 4. Each 1 on the map must be included in at least one group. The 1s already in a group can be included in another group as long as the overlapping groups include noncommon 1s.

GROUPING THE 1S (EXMPLE) 0 1 0 1 00 1 01 1 11 1 1 10 00 1 1 01 1 11 1 10 1 1

GROUPING THE 1S (EXMPLE) D 00 01 11 10 D 00 01 11 10 00 1 1 01 1 1 1 1 11 10 1 1 00 1 1 01 1 1 1 11 1 1 1 10 1 1 1

DETERMINING THE MINIMUM SOP EXPRESSION FROM THE MP The following rules are applied to find the minimum product terms and the minimum SOP expression: 1. Group the cells that have 1s. Each group of cell containing 1s creates one product term composed of all variables that occur in only one form (either complemented or complemented) within the group. Variables that occur both complemented and uncomplemented within the group are eliminated called contradictory variables.

DETERMINING THE MINIMUM SOP EXPRESSION FROM THE MP 2. Determine the minimum product term for each group. For a 3-variable map: 1. 1-cell group yields a 3-variable product term 2. 2-cell group yields a 2-variable product term 3. 4-cell group yields a 1-variable product term 4. n 8-cell group yields a value of 1 for the expression. For a 4-variable map: 1. 1-cell group yields a 4-variable product term 2. 2-cell group yields a 3-variable product term 3. 4-cell group yields a 2-variable product term 4. n 8-cell group yields a a 1-variable product term 5. 16-cell group yields a value of 1 for the expression.

DETERMINING THE MINIMUM SOP EXPRESSION FROM THE MP 3. When all the minimum product terms are derived from the K-map, they are summed to form the minimum SOP expression.

DETERMINING THE MINIMUM SOP EXPRESSION FROM THE MP (EXMPLE) D 00 01 11 10 D 00 1 1 01 1 1 1 1 11 1 1 1 1 10 1 D

DETERMINING THE MINIMUM SOP EXPRESSION FROM THE MP (EXERISES) 0 1 0 1 00 1 00 1 1 01 1 01 1 11 1 1 11 1 10 10 1 1

DETERMINING THE MINIMUM SOP EXPRESSION FROM THE MP (EXERISES) D D 00 01 11 10 00 01 11 10 D D 00 1 1 01 1 1 1 1 11 10 1 1 00 1 1 01 1 1 1 11 1 1 1 10 1 1 1

PRTIING K-MP (SOP) D D D D D D D D D D

MPPING DIRETLY FROM TRUTH TLE I/P O/P X 0 0 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 1 00 01 11 10 0 1 1 1 1 1

DON T RE ONDITIONS Sometimes a situation arises in which some input variable combinations are not allowed, i.e. D code: There are six invalid combinations: 1010, 1011, 1100, 1101, 1110, and 1111. Since these unallowed states will never occur in an application involving the D code they can be treated as don t care terms with respect to their effect on the output. The don t care terms can be used to advantage on the K-map (how? see the next slide).

DON T RE ONDITIONS

K-MP POS MINIMIZTION The approaches are much the same (as SOP) except that with POS expression, 0s representing the standard sum terms are placed on the K-map instead of 1s.

MPPING STNDRD POS EXPRESSION (FULL EXMPLE) The expression: ( )( )( )( ) 000 010 110 101 00 01 11 10 0 1 0 0 0 0

K-MP SIMPLIFITION OF POS EXPRESSION ( )( )( )( )( ) 0 1 00 0 0 ( ) 01 11 10 0 0 0 1 1 1

RULES OF OOLEN LGER 1. 0 = 7. = 2. 1 = 1 8. = 0 3. 0 = 4. 1 = 0 9. = 10. = 5. = 11. = 6. = 1 12.( )( ) =,, and can represent a single variable or a combination of variables. 7