ATmega88/168 Automotive

Similar documents
ATtiny87/ATtiny167. Appendix A - ATtiny87/ATtiny167 Automotive Specification at 150 C DATASHEET. Description

ATmega16M1/32M1/32C1/64M1/64C1

Atmel ATtiny87/ATtiny167

ATtiny bit AVR Microcontroller with 16K Bytes In-System Programmable Flash DATASHEET APPENDIX B. Appendix B ATtiny1634 Specification at 125 C

8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash. ATtiny25 ATtiny25V. Appendix B. Appendix B ATtiny25/V Specification at +125 C

Interval and Wipe/Wash Wiper Control IC with Delay U641B

TC7WB66CFK,TC7WB66CL8X TC7WB67CFK,TC7WB67CL8X

Low-voltage and Standard-voltage Operation. User-selectable Internal Organization. 1K: 64 x 16

TC74HC155AP, TC74HC155AF

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

STM1831. Voltage detector with sense input and external delay capacitor. Features. Applications

SN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS

74AHC1G00; 74AHCT1G00

TC74VCX14FT, TC74VCX14FK

Low-Voltage Single SPDT Analog Switch

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

TOSHIBA Field-Effect Transistor Silicon N / P Channel MOS Type SSM6L35FE

FAN4040 Precision Micropower Shunt Voltage Reference

IX4340NE. Automotive Grade 5-Ampere, Dual Low-Side MOSFET Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications

INT RST TEMP RANGE PIN- PACKAGE TOP MARK PKG CODE PART. -40 C to +125 C -40 C to +125 C 16 QSOP E16-4 MAX7323AEE+ 16 TQFN-EP* 3mm x 3mm MAX7323ATE+

SY10/100EL11V. General Description. Precision Edge. Features. Pin Names. 5V/3.3V 1:2 Differential Fanout Buffer. Revision 10.0

SN74LS132MEL. Quad 2 Input Schmitt Trigger NAND Gate LOW POWER SCHOTTKY

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

3.3 V 64K X 16 CMOS SRAM

TC4028BP, TC4028BF TC4028BP/BF. TC4028B BCD-to-Decimal Decoder. Pin Assignment TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

HEF4024B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 7-stage binary counter

8-bit binary counter with output register; 3-state

4-bit dual-supply buffer/level translator; 3-state

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

N-Channel 8 V (D-S) MOSFET

Aluminum Electrolytic Capacitors SMD (Chip), Very Low Z, High Vibration Capability

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM6N15FE

Dual Low-Voltage Trench MOS Barrier Schottky Rectifier

2-input EXCLUSIVE-OR gate

NLSV2T Bit Dual-Supply Inverting Level Translator

SN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

5-V Low Drop Voltage Regulator TLE 4290

5.0 V 256 K 16 CMOS SRAM

High Current Density Surface-Mount Trench MOS Barrier Schottky Rectifier

DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

AVAILABLE OPTIONS PACKAGED DEVICES CHIP CARRIER (FK) CERAMIC DIP (JG) TL7702ACD TL7715ACD TL7702ACP TL7715ACP TL7702ACY TL7715ACY

Optocoupler, Photodarlington Output, High Gain, With Base Connection

4-bit magnitude comparator

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7SG02FU IN A GND

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

N-Channel 60 V (D-S) MOSFET

SPECIFICATIONS (T J = 25 C, unless otherwise noted)

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC132-Q100; 74HCT132-Q100

3.3 V 256 K 16 CMOS SRAM

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

The 74LV08 provides a quad 2-input AND function.

Small Signal Fast Switching Diode

DATA SHEET. BC817DPN NPN/PNP general purpose transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Aug 09.

74AC00, 74ACT00 Quad 2-Input NAND Gate

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

5-V Low Drop Fixed Voltage Regulator TLE 4275

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

74F379 Quad Parallel Register with Enable

74AVC General description. 2 Features and benefits. 1-to-4 fan-out buffer

5-stage Johnson decade counter

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

4-bit dual-supply buffer/level translator; 3-state

Improved Quad CMOS Analog Switches

Medium Pressure Sensor Analog Output

The 74LV08 provides a quad 2-input AND function.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

Small Signal Fast Switching Diode

Optocoupler, Phototransistor Output, LSOP-4, 110 C Rated, Long Mini-Flat Package

The 74AXP1G04 is a single inverting buffer.

N-Channel 30 V (D-S) MOSFET

Low-power dual Schmitt trigger inverter

74HC153-Q100; 74HCT153-Q100

Replacing ATA5567/T5557/ TK5551 with ATA5577. Application Note. Replacing ATA5567/T5557/TK5551 with ATA5577

Hex inverting Schmitt trigger with 5 V tolerant input

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM6N44FE. DC I D 100 ma Pulse I DP 200

SN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY

74HC151-Q100; 74HCT151-Q100

Low-power Schmitt trigger inverter

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

SN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY

7-stage binary ripple counter

Complementary (N- and P-Channel) MOSFET

April 2004 AS7C3256A

MOC8101, MOC8102, MOC8103, MOC8104, MOC8105 Optocoupler, Phototransistor Output, no Base Connection

Small Absolute Pressure Sensor

TOSHIBA Field-Effect Transistor Silicon N Channel MOS Type (U-MOSⅣ) SSM6N7002BFU. DC I D 200 ma Pulse I DP 800

5 V 64K X 16 CMOS SRAM

The 74HC21 provide the 4-input AND function.

Optocoupler, Phototransistor Output, no Base Connection

Order codes Part numbers DPAK (tape and reel) PPAK (tape and reel)

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Transcription:

ATmega88/168 Automotive Appendix A - Atmel ATmega88/168 Automotive Specification at 15 C DATASHEET Description This document contains information specific to devices operating at temperatures up to 15 C. Only deviations are covered in this appendix, all other information can be found in the complete Automotive datasheet. The complete Automotive datasheet can be found on http://www.atmel.com 767J-AVR-7/14

1. Electrical Characteristics 1.1 Absolute Maximum Ratings Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Parameters Test Conditions Unit Operating temperature 55 to +15 C Storage temperature 65 to +175 C Voltage on any pin except RESET with respect to ground.5 to V CC +.5 V Voltage on RESET with respect to ground.5 to +13. V Maximum operating voltage 6. V DC current per I/O pin DC current V CC and GND 3 2. ma 1.2 DC Characteristics T A = 4 C to +15 C, V CC = 2.7V to 5.5V (unless otherwise noted) Parameters Test Conditions Symbol Min. Typ. Max. Unit Input low voltage, except XTAL1 and RESET pin Input high voltage, except XTAL1 and RESET pins Input low voltage, XTAL1 pin Input high voltage, XTAL1 pin Input low voltage, RESET pin V CC = 2.7V to 5.5V V IL.5 (1) +.3V CC V V CC = 2.7V to 5.5V V IH (2).6V CC V CC +.5 V V CC = 2.7V to 5.5V V IL1.5 (2) +.1V CC V V CC = 2.7V to 5.5V V IH1 (2).7V CC V CC +.5 V V CC = 2.7V to 5.5V V IL2.5 (1) +.2V CC V Input high voltage, (2) V RESET pin CC = 2.7V to 5.5V V IH2.9V CC V CC +.5 V Notes: 1. Max means the highest value where the pin is guaranteed to be read as low 2. Min means the lowest value where the pin is guaranteed to be read as high 3. Although each I/O port can sink more than the test conditions (2mA at V CC = 5V) under steady state conditions (non-transient), the following must be observed: 1] The sum of all IOL, for all ports, should not exceed 4mA. 2] The sum of all IOL, for ports C - C5, should not exceed 2mA. 3] The sum of all IOL, for ports C6, D - D4, should not exceed 3mA. 4] The sum of all IOL, for ports B - B7, D5 - D7, should not exceed 3mA. If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test condition. 4. Although each I/O port can source more than the test conditions (2mA at V CC = 5V) under steady state conditions (non-transient), the following must be observed: 1] The sum of all IOH, for all ports, should not exceed 4mA. 2] The sum of all IOH, for ports C - C5, should not exceed 2mA. 3] The sum of all IOH, for ports C6, D - D4, should not exceed 3mA. 4] The sum of all IOH, for ports B - B7, D5 - D7, should not exceed 3mA. If IOH exceeds the test condition, VOH may exceed the related specification. Pins are not guaranteed to source current greater than the listed test condition. 5. Minimum V CC for Power-down is 2.5V 2 767J AVR 7/14

1.2 DC Characteristics (Continued) T A = 4 C to +15 C, V CC = 2.7V to 5.5V (unless otherwise noted) Parameters Test Conditions Symbol Min. Typ. Max. Unit Input low voltage, RESET pin as I/O Input high voltage, RESET pin as I/O V CC = 2.7V to 5.5V V IL3.5 +.3V CC (1) V V CC = 2.7V to 5.5V V IH3.6V CC (2) V CC +.5 V Output low voltage (3), I/O pin except RESET Output high voltage (4) I/O pin except RESET Input leakage current I/O pin Input leakage current I/O pin I OL = 2mA, V CC = 5V I OL = 5mA, V CC = 3V I OH = 2mA, V CC = 5V I OH = 1mA, V CC = 3V V CC = 5.5V, pin low (absolute value) V CC = 5.5V, pin high (absolute value).8 V OL.5 4. V OH 2.2 I IL 1 µa I IH 1 µa Reset pull-up resistor R RST 3 6 k I/O pin pull-up resistor R PU 2 5 k Power supply current (5) Power-down mode Analog comparator input offset voltage Analog comparator input leakage current Analog comparator propagation delay Notes: Active 4MHz, V CC = 3V Active 8MHz, V CC = 5V Active 16MHz, V CC = 5V Idle 4MHz, V CC = 3V Idle 8MHz, V CC = 5V 8 I CC 16 ma 25 ma 6 12 ma I CC IDLE Idle 16MHz, V CC = 5V 14 ma WDT enabled, V CC = 3V WDT enabled, V CC = 5V WDT disabled, V CC = 3V WDT disabled, V CC = 5V V CC = 5V V in = V CC /2 V CC = 5V V in = V CC /2 I CC PWD 9 14 8 12 V ACIO <1 4 mv I ACLK 5 +5 na V CC = 4.V t ACPD 5 ns 1. Max means the highest value where the pin is guaranteed to be read as low 2. Min means the lowest value where the pin is guaranteed to be read as high 3. Although each I/O port can sink more than the test conditions (2mA at V CC = 5V) under steady state conditions (non-transient), the following must be observed: 1] The sum of all IOL, for all ports, should not exceed 4mA. 2] The sum of all IOL, for ports C - C5, should not exceed 2mA. 3] The sum of all IOL, for ports C6, D - D4, should not exceed 3mA. 4] The sum of all IOL, for ports B - B7, D5 - D7, should not exceed 3mA. If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test condition. 4. Although each I/O port can source more than the test conditions (2mA at V CC = 5V) under steady state conditions (non-transient), the following must be observed: 1] The sum of all IOH, for all ports, should not exceed 4mA. 2] The sum of all IOH, for ports C - C5, should not exceed 2mA. 3] The sum of all IOH, for ports C6, D - D4, should not exceed 3mA. 4] The sum of all IOH, for ports B - B7, D5 - D7, should not exceed 3mA. If IOH exceeds the test condition, VOH may exceed the related specification. Pins are not guaranteed to source current greater than the listed test condition. 5. Minimum V CC for Power-down is 2.5V V V µa µa 767J AVR 7/14 3

1.3 Memory Endurance EEPROM endurance: 5, write/erase cycles. Flash endurance: 1, write/erase cycles. 1.4 Maximum Speed versus V CC Maximum frequency is dependent on V CC. As shown in Figure 1-1, the maximum frequency versus V CC curve is linear between 2.7V < V CC < 4.5V. Figure 1-1. Maximum Frequency versus V CC 16MHz 8MHz Safe Operating Area 2.7V 4.5V 5.5V ) 1.5 ADC Characteristics (1) T A = 4 C to +15 C, V CC = 4.5V to 5.5V (unless otherwise noted) Parameters Test Conditions Symbol Min Typ Max Unit Resolution 1 Bits Absolute accuracy (including INL, DNL, quantization error, gain and offset error) Integral non-linearity (INL) Differential non-linearity (DNL) Gain error Offset error V REF = 4V, V CC = 4V, ADC clock = 2kHz V REF = 4V, V CC = 4V, ADC clock = 2kHz Noise reduction mode V REF = 4V, V CC = 4V, ADC clock = 2kHz V REF = 4V, V CC = 4V, ADC clock = 2kHz V REF = 4V, V CC = 4V, ADC clock = 2kHz V REF = 4V, V CC = 4V, ADC clock = 2kHz 2 3.5 LSB 2 3.5 LSB.6 2.5 LSB.3 1. LSB 3.5 1.3 +3.5 LSB 1.8 3.5 LSB Conversion time Free running conversion 13 cycles µs Clock frequency 5 2 khz Analog supply voltage AV CC V CC.3 V CC +.3 V Reference voltage V REF 1. AV CC V Input voltage V IN GND V REF V Input bandwidth 38.5 khz Internal voltage reference V INT 1. 1.1 1.2 V Reference input resistance R REF 25.6 32 38.4 k Analog input resistance R AIN 1 M Note: 1. Based on standard voltage range (2.7V to 5.5V) characterization results. To be confirmed after actual silicon characterization. 4 767J AVR 7/14

2. ATmega88/168 Typical Characteristics 2.1 Active Supply Current Figure 2-1. Active Supply Current versus Frequency (1MHz to 2MHz) I CC (ma) 16 14 12 1 8 6 5.5V 5.V 3.3V 3.V 4 2 2 4 6 8 1 12 14 Frequency (MHz) 16 18 2 Figure 2-2. Idle Supply Current versus Frequency (1MHz to 2MHz) 8 6 I CC (ma) 4 5.5V 5.V 2 3.3V 3.V 4 6 8 1 12 14 16 18 2 Frequency (MHz) 2.2 Power-Down Supply Current Figure 2-3. Power-down Supply Current versus V CC (Watchdog Timer Disabled) 767J AVR 7/14 5

Figure 2-4. Power-down Supply Current versus V CC (Watchdog Timer Enabled) 35 3 15 C I CC (µa) 25 2 15 1 5 2.5 3 3.5 4 V CC (V) 4.5 5 5.5 125 C -4 C 85 C 25 C 2.3 Pin Pull-up Figure 2-5. I/O Pin Pull-up Resistor Current versus Input Voltage (V CC = 5V) I OP (µa) 16 14 12 1 8 6 15 C -4 C 4 2 1 2 3 V OP (V) 4 5 6 Figure 2-6. Output Low Voltage versus Output Low Current (V CC = 5V).8 V OL (V).7.6.5.4.3.2.1 15 C 125 C 85 C 25 C -4 C 2 4 6 8 1 12 I OL (ma) 14 16 18 2 6 767J AVR 7/14

Figure 2-7. Output Low Voltage versus Output Low Current (V CC = 3V) 1.4 V OL (V) 1.2 1..8.6.4.2 15 C 125 C 85 C 25 C -4 C 2 4 6 8 1 12 I OL (ma) 14 16 18 2 Figure 2-8. Output High Voltage versus Output High Current (V CC = 5V) 5.2 5. 4.8 V OH (V) 4.6 4.4 4.2-4 C 25 C 85 C 125 C 15 C 4 2 4 6 8 1 12 I OH (ma) 14 16 18 2 Figure 2-9. Output High Voltage versus Output High Current (V CC = 3V) 3.5 3. Current (V) 2.5 2. 1.5 1. -4 C 25 C 85 C 125 C 15 C.5 2 4 6 8 1 12 I OH (ma) 14 16 18 2 767J AVR 7/14 7

Figure 2-1. Reset Pull-up Resistor Current versus Reset Pin Voltage (V CC = 5V) 14 I RESET (µa) 12 1 8 6 15 C -4 C 4 2 1 2 3 V RESET (V) 4 5 6 2.4 Pin Thresholds and Hysteresis Figure 2-11. I/O Pin Input Threshold versus V CC (VIH, I/O Pin Read as 1 ) 3 2.5 15 C -4 C 2. V IH (V) 1.5 1..5 2.5 3 3.5 4 V CC (V) 4.5 5 5.5 Figure 2-12. I/O Pin Input Threshold versus V CC (VIL, I/O Pin Read as ) 3 2.5 15 C -4 C 2. V IL (V) 1.5 1..5 2.5 3 3.5 4 V CC (V) 4.5 5 5.5 8 767J AVR 7/14

Figure 2-13. Reset Input Threshold Voltage versus V CC (VIH, Reset Pin Read as 1 ) 3 2.5 Threshold (V) 2. 1.5 1. -4 C 15 C.5 2.5 3 3.5 4 V CC (V) 4.5 5 5.5 Figure 2-14. Reset Input Threshold Voltage versus V CC (VIL, Reset Pin Read as ) 2.5 2. Threshold (V) 1.5 1..5 15 C -4 C 2.5 3 3.5 4 V CC (V) 4.5 5 5.5 2.5 Internal Oscillator Speed Figure 2-15. Watchdog Oscillator Frequency versus V CC 19 17 F RC (khz) 15 13 11 2.7V 3.V 5.V 5.5V 9 7-4 -3-2 -1 1 2 3 4 5 6 7 Temperature 8 9 1 11 12 13 14 15 16 767J AVR 7/14 9

Figure 2-16. Calibrated 8MHz RC Oscillator Frequency versus Temperature F RC (MHz) 8.4 8.3 8.2 8.1 8. 7.9 5.5V 5.V 4.5V 3.3V 3.V 2.7V 7.8 7.7 7.6-4 -3-2 -1 1 2 3 4 5 6 7 Temperature 8 9 1 11 12 13 14 15 Figure 2-17. Calibrated 8MHz RC Oscillator Frequency versus V CC F RC (MHz) 8.4 8.3 8.2 8.1 8. 7.9 7.8 7.7 15 C 125 C 85 C 25 C -4 C 7.6 2 2.5 3 3.5 4 V CC (V) 4.5 5 5.5 6 Figure 2-18. Calibrated 8MHz RC Oscillator Frequency versus OSCCAL Value 16 14 12 15 C -4 C F RC (MHz) 1 8 6 4 2 16 32 48 64 8 96 112 128 144 16 OSCCAL (X1) 176 192 28 224 24 256 1 767J AVR 7/14

2.6 BOD Thresholds and Analog Comparator Offset Figure 2-19. BOD Threshold versus Temperature (BODLEVEL is 4.V) 4.6 4.5 Threshold (V) 4.4 4.3 4.2 1 4.1 4. -5-4 -3-2 -1 1 2 3 4 5 6 7 8 9 1 11 12 13 14 15 16 Temperature ( C) Figure 2-2. BOD Threshold versus Temperature (BODLEVEL is 2.7V) 3. 2.9 Threshold (V) 2.8 2.7 2.6 1 2.5 2.4-5 -4-3 -2-1 1 2 3 4 5 6 7 8 9 1 11 12 13 14 15 16 Temperature ( C) Figure 2-21. Bandgap Voltage versus V CC 1.25 Bandgap Voltage (V) 1.2 1.15 1.1 1.5 1. 15 C -4 C.95 2 2.5 3 3.5 4 V CC (V) 4.5 5 5.5 767J AVR 7/14 11

2.7 Peripheral Units Figure 2-22. Analog to Digital Converter GAIN versus V CC -.5 Error (LSB) -1. -1.5-2. 4 IDL 4 STD -2.5-5 -25 25 5 75 1 125 15 Temperature Figure 2-23. Analog to Digital Converter OFFSET versus V CC 2.5 Error (LSB) 2. 1.5 1. 4 IDL 4 STD.5-5 -25 25 5 75 1 125 15 Temperature Figure 2-24. Analog to Digital Converter DNL versus V CC Error (LSB) 1..9.8.7.6.5.4.3.2.1-5 -25 4 IDL 4 STD 25 5 75 1 125 15 Temperature 12 767J AVR 7/14

Figure 2-25. Analog to Digital Converter INL versus V CC Error (LSB) 1..9.8.7.6.5.4.3.2.1-5 -25 4 IDL 4 STD 25 5 75 1 125 15 Temperature 2.8 Grade Qualification The ATmega88/168 has been developed and manufactured according to the most stringent quality assurance requirements of ISO-TS-16949 and verified during product qualification as per AEC-Q1 grade. AEC-Q1 qualification relies on temperature accelerated stress testing. High temperature field usage however may result in less significant stress test acceleration. In order to prevent the risk that ATmega88/168 lifetime would not satisfy the application end-of-life reliability requirements, Atmel has extended the testing, whenever applicable (High Temperature Operating Life Test, High Temperature Storage Life, Data Retention, Thermal Cycles), far beyond the AEC-Q1 requirements. Thereby, Atmel verified the ATmega88/168 has a long safe lifetime period after the grade qualification acceptance limits. The valid domain calculation depends on the activation energy of the potential failure mechanism that is considered. Examples are given in Figure 2-26. Therefore any temperature mission profile which could exceed the AEC-Q1 equivalence domain shall be submitted to Atmel for a thorough reliability analysis. Figure 2-26. AEC-Q1 Lifetime Equivalence 1 1 1 Hours 1 1 1 1 2 4 6 8 1 12 14 16 Temperature ( C) HTOL.59eV HTSL.45eV 767J AVR 7/14 13

3. Ordering Information Table 3-1. ATmega88/168 Speed (MHz) Power Supply Ordering Code Package (1) Operation Range 16 (2) 2.7V to 5.5V ATmega88-15MT2 PN Extended ( 4 C to +15 C) 16 (2) 2.7V to 5.5V ATmega88-15AD MA Extended ( 4 C to +15 C) 16 (2) 2.7V to 5.5V ATmega168-15MD PN Extended ( 4 C to +15 C) 16 (2) 2.7V to 5.5V ATmega168-15AD MA Extended ( 4 C to +15 C) Notes: 1. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also halide free and fully green. 2. For speed versus V cc, see complete datasheet. 4. Package Information Table 4-1. Package Types Package Type PN MA 32-pad, 5 5 1.mm body, lead pitch.5mm, quad flat no-lead/micro lead frame package (QFN/MLF): E2/D2 3.1 ±.1mm 32 - Lead, 7mm 7mm body size, 1.mm body thickness.8mm lead pitch, thin profile plastic quad flat package (TQFP) 14 767J AVR 7/14

Figure 4-1. PN Drawings not scaled N D A A3 A1 1.3 Dia. Typ. Laser Marking E Seating Plane Top View Side View C.8 C E2 1 L See Options A, B D2 b PIN1 ID e Bottom View Option A Pin 1# Chamfer (C.3) Option B Pin 1# Notch (C.2 R) Symbol A A1 A3 D/E D2/E2 L b e n COMMON DIMENSIONS (Unit of Measure = mm) MIN NOM MAX NOTE.8.85..2 REF 5. BSC 3. 3.1.3.4.18.25.5 BSC 32.9.5 3.2.5.3 2 Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-22, Variation VHHD-2, for proper dimensions, tolerances, datums, etc. 2. Dimensions b applies to metallized terminal and is measured between.15mm and.3mm from the terminal tip. If the terminal has the optical radius on the other end of the terminal, the dimensions should not be measured in that radius area. Package Drawing Contact: packagedrawings@atmel.com TITLE PN, 32 Leads -.5mm Pitch, 5x5mm Very Thin Quad Flat no Lead Package (VQFN) Sawn 1/31/12 GPC DRAWING NO. REV. ZMF PN I 767J AVR 7/14 15

Figure 4-2. MA 32 D1 Drawings not scaled A A2 A1 1 e E1 L Top View ~7 C Side View D COMMON DIMENSIONS (Unit of Measure = mm) b Bottom View E Symbol A A1 A2 D/E D1/E1 C L b e n MIN NOM MAX NOTE.5.95 8.75 6.9 7..9.45.3.8 TYP. 32 1.2.15 1. 1.5 9. 9.25 7.1.2.75.45 2 Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-26, Variation ABA. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch. 3. Lead coplanarity is.1mm maximum. Package Drawing Contact: packagedrawings@atmel.com TITLE MA, 32 Lds -.8mm Pitch, 7x7x1.mm Body size Thin Profile Plastic Quad Flat Package (TQFP) 2/29/12 GPC DRAWING NO. REV. AUT MA C 16 767J AVR 7/14

5. Revision History Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document. Revision No. 767J-AVR-7/14 767I-AVR-3/12 767H-AVR-2/1 767G-AVR-7/9 History Put datasheet in the latest template Section 4 Package Information on pages 15 to 16 changed Table 4-1 Package Types on page 15 changed Package MA updated 767F-AVR-1/8 Added memory endurance. See Section 1.3 Memory Endurance on page 4 767E-AVR-11/7 767D-AVR-3/7 767C-AVR-9/6 767B-AVR-8/6 767A-AVR-1/6 Added ATMega168 product offering Added MA package offering Updated electrical characteristics Removed Grade qualification section Updated product part number in ordering information Ordering and package information updated Added typical characteristics Document Creation 767J AVR 7/14 17

X X X X X X Atmel Corporation 16 Technology Drive, San Jose, CA 9511 USA T: (+1)(48) 441.311 F: (+1)(48) 436.42 www.atmel.com 214 Atmel Corporation. / Rev.: 767J AVR 7/14 Atmel, Atmel logo and combinations thereof, Enabling Unlimited Possibilities, AVR, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others. DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ( Safety-Critical Applications ) without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.

Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Atmel: ATMEGA168-15AD ATMEGA168-15MD