74F538 1-of-8 Decoder with 3-STATE Outputs

Similar documents
74F539 Dual 1-of-4 Decoder with 3-STATE Outputs

74F537 1-of-10 Decoder with 3-STATE Outputs

Excellent Integrated System Limited

74F240 74F241 74F244 Octal Buffers/Line Drivers with 3-STATE Outputs

74F Bit Random Access Memory with 3-STATE Outputs

74F139 Dual 1-of-4 Decoder/Demultiplexer

74F30 8-Input NAND Gate

74F Bit D-Type Flip-Flop

74F153 Dual 4-Input Multiplexer

74F579 8-Bit Bidirectional Binary Counter with 3-STATE Outputs

74FR244 Octal Buffer/Line Driver with 3-STATE Outputs

74F109 Dual JK Positive Edge-Triggered Flip-Flop

74F175 Quad D-Type Flip-Flop

74F174 Hex D-Type Flip-Flop with Master Reset

74F382 4-Bit Arithmetic Logic Unit

74F652 Transceivers/Registers

74F379 Quad Parallel Register with Enable

74F283 4-Bit Binary Full Adder with Fast Carry

74F843 9-Bit Transparent Latch

74F193 Up/Down Binary Counter with Separate Up/Down Clocks

74F138 1-of-8 Decoder/Demultiplexer

74F194 4-Bit Bidirectional Universal Shift Register

74F139 Dual 1-of-4 Decoder/Demultiplexer

74F269 8-Bit Bidirectional Binary Counter

74F365 Hex Buffer/Driver with 3-STATE Outputs

74F899 9-Bit Latchable Transceiver with Parity Generator/Checker

74F181 4-Bit Arithmetic Logic Unit

74FR74 74FR1074 Dual D-Type Flip-Flop

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

DM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

74LS240 / 74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

74VHC373 Octal D-Type Latch with 3-STATE Outputs

74VHC139 Dual 2-to-4 Decoder/Demultiplexer

54F 74F410 Register Stack 16 x4ram TRI-STATE Output Register

74VHC573 Octal D-Type Latch with 3-STATE Outputs

MM74HC244 Octal 3-STATE Buffer

74LVQ138 Low Voltage 1-of-8 Decoder/Demultiplexer

MM74HC573 3-STATE Octal D-Type Latch

DM74LS02 Quad 2-Input NOR Gate

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

74VHCT373A Octal D-Type Latch with 3-STATE Outputs

MM74HC373 3-STATE Octal D-Type Latch

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

DM74LS08 Quad 2-Input AND Gates

MM74HC251 8-Channel 3-STATE Multiplexer

MM74HC373 3-STATE Octal D-Type Latch

74ACT825 8-Bit D-Type Flip-Flop

54F 74F253 Dual 4-Input Multiplexer with TRI-STATE Outputs

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs

74AC153 74ACT153 Dual 4-Input Multiplexer

DM7404 Hex Inverting Gates

74VHC244 Octal Buffer/Line Driver with 3-STATE Outputs

74VHC138 3-to-8 Decoder/Demultiplexer

74LVX374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

DM74LS05 Hex Inverters with Open-Collector Outputs

DM74LS670 3-STATE 4-by-4 Register File

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

74F402 Serial Data Polynomial Generator/Checker

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

54F 74F251A 8-Input Multiplexer with TRI-STATE Outputs

Features Y. Package Number. 54F240DM (Note 2) J20A 20-Lead Ceramic Dual-In-Line

54F 74F534 Octal D-Type Flip-Flop with TRI-STATE Outputs

74VHC541 Octal Buffer/Line Driver with 3-STATE Outputs

54F 74F373 Octal Transparent Latch with TRI-STATE Outputs

74VHC125 Quad Buffer with 3-STATE Outputs

74VHC00 Quad 2-Input NAND Gate

74F161A 74F163A Synchronous Presettable Binary Counter

CD4028BC BCD-to-Decimal Decoder

MM74HC139 Dual 2-To-4 Line Decoder

74AC08 74ACT08 Quad 2-Input AND Gate

MM74HC175 Quad D-Type Flip-Flop With Clear

74AC169 4-Stage Synchronous Bidirectional Counter

MM74HC138 3-to-8 Line Decoder

MM74HC08 Quad 2-Input AND Gate

74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

MM74HC00 Quad 2-Input NAND Gate

MM74HC32 Quad 2-Input OR Gate

CD4028BC BCD-to-Decimal Decoder

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

74VHC00 Quad 2-Input NAND Gate

MM74HCT138 3-to-8 Line Decoder

54F 74F138 1-of-8 Decoder Demultiplexer

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

MM74HC151 8-Channel Digital Multiplexer

MM74HC154 4-to-16 Line Decoder

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

74VHC393 Dual 4-Bit Binary Counter

MM74HCT08 Quad 2-Input AND Gate

Transcription:

1-of-8 Decoder with 3-STATE Outputs General Description The 74F538 decoder/demultiplexer accepts three Address (A 0 A 2 ) input signals and decodes them to select one of eight mutually exclusive outputs. A polarity control input (P) determines whether the outputs are active LOW or active HIGH. A HIGH Signal on either of the active LOW Output Enable (OE) inputs forces all outputs to the high impedance state. Two active HIGH and two active LOW input enables are available for easy expaion to 1-of 32 decoding with four packages, or for data demultiplexing to 1-of-8 or 1-of-16 destinatio. Ordering Code: Features Output polarity control Data demultiplexing capability Multiple enables for expaion 3-STATE outputs Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code. April 1988 Revised October 2000 Order Number Package Number Package Description 74F538SC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 74F538SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74F538PC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide 74F538 1-of-8 Decoder with 3-STATE Outputs Logic Symbols Connection Diagram IEEE/IEC 2000 Fairchild Semiconductor Corporation DS009551 www.fairchildsemi.com

Unit Loading/Fan Out U.L. Input I IH /I IL Pin Names Description HIGH/LOW Output I OH /I OL A 0 A 2 Address Inputs 1.0/1.0 20 µa/ 0.6 ma E 1, E 2 Enable Inputs (Active LOW) 1.0/1.0 20 µa/ 0.6 ma E 3, E 4 Enable Inputs (Active HIGH) 1.0/1.0 20 µa/ 0.6 ma P Polarity Control Input 1.0/1.0 20 µa/ 0.6 ma OE 1, OE 2 Output Enable Inputs (Active LOW) 1.0/1.0 20 µa/ 0.6 ma O 0 O 7 3-STATE Outputs 150/40 (33.3) 3 ma/24 ma (20 ma) Truth Table Inputs Outputs Function OE 1 OE 2 E 1 E 2 E 3 E 4 A 2 A 1 A 0 O 0 O 1 O 2 O 3 O 4 O 5 O 6 O 7 High H X X X X X X X X Z Z Z Z Z Z Z Z Impedance X H X X X X X X X Z Z Z Z Z Z Z Z Disable L L H X X X X X X L L X H X X X X X L L X X L X X X X Outputs Equal P Input L L X X X L X X X Active HIGH L L L L H H L L L H L L L L L L L Output L L L L H H L L H L H L L L L L L (P = L) L L L L H H L H L L L H L L L L L L L L L H H L H H L L L H L L L L L L L L H H H L L L L L L H L L L L L L L H H H L H L L L L L H L L L L L L H H H H L L L L L L L H L L L L L H H H H H L L L L L L L H Active LOW L L L L H H L L L L H H H H H H H Output L L L L H H L L H H L H H H H H H (P = H) L L L L H H L H L H H L H H H H H L L L L H H L H H H H H L H H H H L L L L H H H L L H H H H L H H H L L L L H H H L H H H H H H L H H L L L L H H H H L H H H H H H L H L L L L H H H H H H H H H H H H L H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance www.fairchildsemi.com 2

Logic Diagram 74F538 Please note that this diagram is provided only for the understanding of logic operatio and should not be used to estimate propagation delays. 3 www.fairchildsemi.com

Absolute Maximum Ratings(Note 1) Storage Temperature 65 C to +150 C Ambient Temperature under Bias 55 C to +125 C Junction Temperature under Bias 55 C to +150 C V CC Pin Potential to Ground Pin 0.5V to +7.0V Input Voltage (Note 2) 0.5V to +7.0V Input Current (Note 2) 30 ma to +5.0 ma Voltage Applied to Output in HIGH State (with V CC = 0V) Standard Output 0.5V to V CC 3-STATE Output 0.5V to +5.5V Current Applied to Output in LOW State (Max) twice the rated I OL (ma) Recommended Operating Conditio Free Air Ambient Temperature Supply Voltage 0 C to +70 C +4.5V to +5.5V Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditio is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs. DC Electrical Characteristics Symbol Parameter Min Typ Max Units V CC Conditio V IH Input HIGH Voltage 2.0 V Recognized as a HIGH Signal V IL Input LOW Voltage 0.8 V Recognized as a LOW Signal V CD Input Clamp Diode Voltage 1.2 V Min I IN = 18 ma V OH Output HIGH 10% V CC 2.5 I OH = 1 ma Voltage 10% V CC 2.4 I OH = 3 ma V Min 5% V CC 2.7 I OH = 1 ma 5% V CC 2.7 I OH = 3 ma V OL Output LOW Voltage 10% V CC 0.5 V Min I OL = 20 ma I IH Input HIGH Current 5.0 µa Max V IN = 2.7V I BVI Input HIGH Current Breakdown Test 7.0 µa Max V IN = 7.0V I CEX Output HIGH Leakage Current 50 µa Max V OUT = V CC V ID Input Leakage I ID = 1.9 µa 4.75 V 0.0 Test All Other Pi Grounded I OD Output Leakage V IOD = 150 mv 3.75 µa 0.0 Circuit Current All Other Pi Grounded I IL Input LOW Current 0.6 ma Max V IN = 0.5V I OZH Output Leakage Current 50 µa Max V OUT = 2.7V I OZL Output Leakage Current 50 µa Max V OUT = 0.5V I OS Output Short-Circuit Current 60 150 ma Max V OUT = 0V I ZZ Bus Drainage Test 500 µa 0.0V V OUT = 5.25V I CCH Power Supply Current 31 45 ma Max V O = HIGH I CCL Power Supply Current 37 56 ma Max V O = LOW I CCZ Power Supply Current 37 56 ma Max V O = HIGH Z www.fairchildsemi.com 4

AC Electrical Characteristics T A = +25 C T A = 0 C to +70 C V CC = +5.0V V CC = +5.0V Symbol Parameter C L = 50 pf C L = 50 pf Min Typ Max Min Max t PLH Propagation Delay 6.0 11.0 16.0 6.0 17.0 t PHL A n to O n 4.0 7.5 11.0 4.0 12.0 t PLH Propagation Delay 5.0 8.5 15.0 5.0 16.0 t PHL E 1 or E 2 to O n 4.0 6.5 9.0 4.0 10.0 t PLH Propagation Delay 6.0 11.0 16.0 6.0 17.0 t PHL E 3 or E 4 to O n 5.0 10.0 14.0 5.0 15.0 t PLH Propagation Delay 6.0 11.5 18.0 6.0 20.0 t PHL P to O n 6.0 11.0 16.0 6.0 17.0 t PZH Output Enable Time 3.0 5.5 10.0 3.0 11.0 t PZL OE 1 or OE 2 to O n 5.0 9.0 13.0 5.0 14.0 t PHZ Output Disable Time 2.0 4.0 6.0 2.0 7.0 t PLZ OE 1 or OE 2 to O n 3.0 5.0 8.0 3.0 9.0 Units 74F538 5 www.fairchildsemi.com