Digital Electronics Final Examination. Part A

Similar documents
Digital Electronics. Part A

Gates and Flip-Flops

Sample Test Paper - I

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

Roger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill

CHW 261: Logic Design

Cs302 Quiz for MID TERM Exam Solved

Fundamentals of Digital Design

ECE 341. Lecture # 3

Philadelphia University Student Name: Student Number:

Schedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date.

Lecture 9: Digital Electronics

Digital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2.

Digital Circuits ECS 371

Philadelphia University Student Name: Student Number:

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

Digital Fundamentals

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

I. Motivation & Examples

Philadelphia University Faculty of Engineering

COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

DE58/DC58 LOGIC DESIGN DEC 2014

Dr. S. Shirani COE2DI4 Midterm Test #2 Nov. 9, 2010

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Exam for Physics 4051, October 31, 2008

Presettable Counters High-Performance Silicon-Gate CMOS

LOGIC CIRCUITS. Basic Experiment and Design of Electronics


INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #2 Nov 22, 2006

Digital Electronics I

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Sequential Circuits Sequential circuits combinational circuits state gate delay

Digital Electronics. Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL (7400)

Digital Fundamentals

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

CHAPTER 7. Exercises 17/ / /2 2 0

Up/down binary counter with separate up/down clocks

Implementation of Boolean Logic by Digital Circuits

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

MM74C73 Dual J-K Flip-Flops with Clear and Preset

Synchronous 4 Bit Counters; Binary, Direct Reset

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering

S.E. Sem. III [ETRX] Digital Circuit Design. t phl. Fig.: Input and output voltage waveforms to define propagation delay times.

ECE/Comp Sci 352 Digital Systems Fundamentals. Charles R. Kime Section 2 Fall Logic and Computer Design Fundamentals

Counters. We ll look at different kinds of counters and discuss how to build them

per chip (approx) 1 SSI (Small Scale Integration) Up to 99

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A

74F193 Up/Down Binary Counter with Separate Up/Down Clocks

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Chapter 7. Sequential Circuits Registers, Counters, RAM

Synchronous Sequential Logic

Vidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution

Computers also need devices capable of Storing data and information Performing mathematical operations on such data

Vidyalankar S.E. Sem. III [EXTC] Digital Electronics Prelim Question Paper Solution ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD = B

Digital Logic Design - Chapter 4

10/12/2016. An FSM with No Inputs Moves from State to State. ECE 120: Introduction to Computing. Eventually, the States Form a Loop

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

DIGITAL LOGIC CIRCUITS

Chapter 5 Synchronous Sequential Logic

Vidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE

ECE20B Final Exam, 200 Point Exam Closed Book, Closed Notes, Calculators Not Allowed June 12th, Name

CSC9R6 Computer Design. Practical Digital Logic

Lecture 10: Synchronous Sequential Circuits Design

ELCT201: DIGITAL LOGIC DESIGN

PGT104 Digital Electronics. PGT104 Digital Electronics

Digital Logic Appendix A

MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters

MM74C93 4-Bit Binary Counter

Solution (a) We can draw Karnaugh maps for NS1, NS0 and OUT:

TYPICAL QUESTIONS & ANSWERS

University of Minnesota Department of Electrical and Computer Engineering

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Z = F(X) Combinational circuit. A combinational circuit can be specified either by a truth table. Truth Table

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

Written reexam with solutions for IE1204/5 Digital Design Monday 14/

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

CpE358/CS381. Switching Theory and Logical Design. Summer

SAMPLE EXAMINATION PAPER

MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques

CMPE12 - Notes chapter 2. Digital Logic. (Textbook Chapters and 2.1)"

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER

COE 202: Digital Logic Design Sequential Circuits Part 4. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic

NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Boolean Algebra. Digital Logic Appendix A. Postulates, Identities in Boolean Algebra How can I manipulate expressions?

Digital Logic (2) Boolean Algebra

DIGITAL LOGIC CIRCUITS

Transcription:

Digital Electronics Final Examination Part A Spring 2009 Student Name: Date: Class Period: Total Points: /50 Converted Score: /40 Page 1 of 13

Directions: This is a CLOSED BOOK/CLOSED NOTES exam. Select the letter of the response which best completes the item or answers the question. Then record your answer on the answer sheet provided for Part 1. If an integrated circuit has been damaged and you smell smoke, you should. leave the power on while pulling out the damaged integrated circuit. B. turn the power off for a few minutes before pulling out the damaged integrated circuit. push down on all the integrated circuits in the circuit with your finger. D. turn up the power to twice the voltage before pulling out the damaged integrated circuit. 2. After reading a digital meter, a technician obtained a reading of 0.0073 volts. Which of the following numbers is the proper engineering notation for that number? 7.3 m Volts 0.0073 μ Volts B. 7.3 μ Volts D. 7.3 K Volts 3. What is the value of the resistor shown below? Silver Brown Blue Orange 160 K Ω ±10 % 360 Ω ±10 % B. 360 Ω ±5 % D. 36 K Ω ±5 % 4. In a parallel circuit, you measure 1.5 mamps flowing through a 600 Ω resistor. What is the voltage drop across the resistor? 2.5 μ Volts 400 m Volts B. 900 m Volts D. 0.900 m Volts 5. In a series circuit, you measure 9 volts across a 300 Ω resistor. How much current is flowing through the resistor? 30 m Amps 300 m Amps B. 33.33 Amps D. 3 m Amps Page 2 of 13

6. Which of the waveforms shown below is not a digital waveform? Waveform A Waveform C B. Waveform B D. Waveform D 7. What is the binary equivalent to the decimal number 13 10? 1101 2 1011 2 B. 0111 2 D. 1001 2 8. What is the decimal equivalent to the binary number 010110 2? 13 10 23 10 B. 22 10 D. 42 10 9. What is the binary equivalent to the hexadecimal number C H? 1000 2 1001 2 B. 0110 2 D. 1100 2 Page 3 of 13

10. The truth-table shown below represents which of the following gates? B. D. 11. The truth-table shown below represents which of the following gates? B. D. 12. The truth-table shown below represents which of the following gates? B. D. Page 4 of 13

13. The gate shown to the right is represented by which of the following truth-tables? B. D. 14. The gate shown to the right is represented by which of the following truth-tables? B. D. 15. Which of the following is a rule of Boolean algebra? + = 0 = D. + = 1 B. = 16. Which of the following is a rule of Boolean algebra? + A + 1 = 1 A 1 = A B. A 0 = 1 + D. A + A = 0 Page 5 of 13

17. Which of the following is the simplified equivalent for the Boolean equation shown? F = + F = F = B. F = D. F = 18. Which of the following equations is the un-simplified Sum-Of-Products equation for the truth table shown? F 0 0 0 0 1 0 1 1 F + + = F = + + B. F + + = D. F = + + 19. Which of the following un-simplified Boolean expressions represent the logic circuit shown below? F + + = F = + + B. F + + = D. F = + + 20. Which of the following is a correct DeMorgan s Identity? = = + B. = D. = + Page 6 of 13

21. Which of the following is the simplified equivalent for the Boolean equation shown? F = + F = B. F = + F = D. F = 22. Which of the following K-Maps has the 1 s & 0 s properly placed for the function F 20? W F 0 0 0 0 0 0 0 1 0 1 0 1 0 1 1 0 1 0 1 0 0 0 1 0 0 0 1 0 1 0 1 1 W W W W 0 0 0 W W W W 0 0 1 0 0 W W W W W W W W 0 0 B. 0 0 D. 0 0 0 0 Page 7 of 13

23. Which of the following logic circuits correctly implements the Boolean equation? F = + B. D. 24. Which of the following K-maps is grouped properly and will result in the simplest solution? B. D. 25. Which Boolean equation is in Product-Of-Sums form? F + + = F = ( + )( + )( + ) = D. F = ( + )( + ) B. F + ( + ) 26. Which of the following Boolean equation is in Sum-Of-Products form? F A B C + A B C + A C = F = (A + B + C)(A + C)(A + B + C) = D. F = A (B + C) + A (B + C) B. F A B C + A (B + C) Page 8 of 13

27. What logic values need to be placed on the inputs (a) through (g) of the commoncathode seven segment in order to display the number 2? A B C D E F G 1 A B C D E F G 1 B. A B C D E F G 0 D. A B C D E F G 0 28. The gate shown below is represented by which of the following truth-tables? B. D. Page 9 of 13

29. Which of the following circuits is a half-adder? B. D. 30. Which of the devices shown below is a Negative Edge Triggered D flip-flop? B. D. 31. How are the Q and Q outputs of a flip flop affected by setting the active high asynchronous PRESET input to a logic one? No change. Q = 0 and Q = 1 B. Q = 1 and Q = 0 D. Q = 1 and Q = 1 32. How are the Q and Q outputs of a flip flop affected by setting the active low asynchronous CLEAR input to a logic zero? No change. Q = 0 and Q = 1 B. Q = 1 and Q = 0 D. Q = 1 and Q = 1 Page 10 of 13

33. Regardless of its current value, what will happen to the output QUE on the next clock pulse? QUE will be low. QUE will toggle. B. QUE will be high. D. QUE will not change. 34. For the single flip-flop shown below, what will the output Q be on the next clock pulse? Q will be high. Q will toggle. B. Q will be low. D. Q will not change. 35. Determine the output frequency for the circuit shown to the right. 150 Hz. 300 Hz. B. 600 Hz. D. 450 Hz. Page 11 of 13

36. What is the minimum number of flip-flops needed to build a Mod-10 Asynchronous counter? 3 4 B. 5 D. 10 37. Which of the following statements applies to asynchronous counters? Asynchronous counters are faster than synchronous counters. B. Asynchronous counters require more power than synchronous counters. All the flip-flops in an Asynchronous counter are clocked at the same time by a common external clock. D. Asynchronous counters are also called ripple counters. 38. What is the count range of the 3-bit asynchronous shown to the right? 1 to 6 1 to 5 B. 6 down to 11 D. 5 down to 1 39. When comparing TTL logic gates to CMOS gates, which of the following statements is true? CMOS gates use more power than TTL gates. B. CMOS gates are faster than TTL gates. CMOS gates are more sensitive to static electricity than TTL gates. D. CMOS gates have a lower margin than TTL gates. Page 12 of 13

40. Propagation delay is. a measure of the ability of a logic gate to drive further logic gates. B. the difference in chip temperature from when the power is off to when the power is on. the difference between what a logic gate outputs as a valid logic voltage and what the input of the next gates expects to see as a valid logic voltage. D. the time required for a signal to travel from the input of a logic gate to the output. Page 13 of 13