74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

Similar documents
74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74AHC1G00; 74AHCT1G00

The 74LVC1G02 provides the single 2-input NOR function.

The 74LV08 provides a quad 2-input AND function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

The 74LV32 provides a quad 2-input OR function.

The 74LVC1G11 provides a single 3-input AND gate.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74AHC1G14; 74AHCT1G14

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74AHC2G126; 74AHCT2G126

74LVU General description. 2. Features. 3. Applications. Hex inverter

Octal bus transceiver; 3-state

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

The 74HC21 provide the 4-input AND function.

74LV General description. 2. Features. 8-bit addressable latch

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

Dual 2-to-4 line decoder/demultiplexer

74HC238; 74HCT to-8 line decoder/demultiplexer

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

74HC1G02-Q100; 74HCT1G02-Q100

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

74HC1G125; 74HCT1G125

74HC1G32-Q100; 74HCT1G32-Q100

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

5-stage Johnson decade counter

74AHC1G66; 74AHCT1G66

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

The 74LV08 provides a quad 2-input AND function.

74HC30-Q100; 74HCT30-Q100

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC2G08-Q100; 74HCT2G08-Q100

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

74HC1G14; 74HCT1G14. The standard output currents are half of those of the 74HC14 and 74HCT14.

NXP 74HC_HCT1G00 2-input NAND gate datasheet

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

The 74LVC10A provides three 3-input NAND functions.

74HC154; 74HCT to-16 line decoder/demultiplexer

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

Octal D-type transparent latch; 3-state

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

Dual JK flip-flop with reset; negative-edge trigger

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

BCD to 7-segment latch/decoder/driver

N-channel TrenchMOS logic level FET

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Dual buffer/line driver; 3-state

Low-power unbuffered inverter. The 74AUP1GU04 provides the single unbuffered inverting gate.

60 V, 0.3 A N-channel Trench MOSFET

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

74HC594; 74HCT bit shift register with output register

2-input single supply translating NAND gate

Hex inverting Schmitt trigger with 5 V tolerant input

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Hex inverter with open-drain outputs

74HC1G125; 74HCT1G125

N-channel TrenchMOS logic level FET

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC3G04; 74HCT3G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Triple inverter

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

74HC153-Q100; 74HCT153-Q100

PHB108NQ03LT. N-channel TrenchMOS logic level FET

Dual buffer/line driver; 3-state

74AHC2G241; 74AHCT2G241

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

4-bit magnitude comparator

74LVC32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

Silicon N-channel dual gate MOS-FET IMPORTANT NOTICE. use

Transcription:

Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output currents are half those of the 74HCU4. Symmetrical output impedance Wide operating voltage range from 2. V to 6. V Low power dissipation Balanced propagation delays SOT353-1 and SOT753 package options Table 1. Ordering information Type number Package Temperature range Name Description Version GW 4 C to +125 C TSSOP5 plastic thin shrink small outline package; SOT353-1 5 leads; body width 1.25 mm GV 4 C to +125 C SC-74 plastic surface-mounted package; 5 leads SOT753 4. Marking Table 2. Marking codes Type number GW GV Marking HD HU4 5. Functional diagram Y 2 4 2 1 4 Y mna43 mna44 mna45 Fig 1. Logic symbol Fig 2. IEC logic symbol Fig 3. Logic diagram

6. Pinning information 6.1 Pinning n.c. 1 5 V CC 2 GND 3 4 Y 1aaf15 Fig 4. Pin configuration 6.2 Pin description Table 3. Pin description Symbol Pin Description n.c. 1 not connected 2 data input GND 3 ground ( V) Y 4 data output V CC 5 supply voltage 7. Functional description Table 4. Function table H = HIGH voltage level; L = LOW voltage level Input L H Output Y H L _5 Product data sheet Rev. 5 1 July 27 2 of 12

8. Limiting values Table 5. Limiting values In accordance with the bsolute Maximum Rating System (IEC 6134). Voltages are referenced to GND (ground = V). Symbol Parameter Conditions Min Max Unit V CC supply voltage.5 +7. V I IK input clamping current V I <.5 V or V I > V CC +.5 V [1] - ±2 m I OK output clamping current V O <.5 V or V O >V CC +.5 V [1] - ±2 m I O output current.5 V < V O < V CC +.5 V [1] - ±12.5 m I CC supply current - 25 m I GND ground current 25 - m T stg storage temperature 65 +15 C P tot total power dissipation T amb = 4 C to +125 C [2] - 2 mw [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] bove 55 C the value of P tot derates linearity with 2.5 mw/k. 9. Recommended operating conditions Table 6. Recommended operating conditions Voltages are referenced to GND (ground = V). Symbol Parameter Conditions Min Typ Max Unit V CC supply voltage 2. 5. 6. V V I input voltage - V CC V V O output voltage - V CC V T amb ambient temperature 4 +25 +125 C t/ V input transition rise and fall V CC = 2. V - - 625 ns/v rate V CC = 4.5 V - - 139 ns/v V CC = 6. V - - 83 ns/v 1. Static characteristics Table 7. Static characteristics Voltages are referenced to GND (ground = V). ll typical values are measured at T amb =25 C. Symbol Parameter Conditions 4 C to +85 C 4 C to +125 C Unit Min Typ Max Min Max V IH HIGH-level input V CC = 2. V 1.7 1.4-1.7 - V voltage V CC = 4.5 V 3.6 2.6-3.6 - V V CC = 6. V 4.8 3.4-4.8 - V V IL LOW-level input V CC = 2. V -.6.3 -.3 V voltage V CC = 4.5 V - 1.9.9 -.9 V V CC = 6. V - 2.6 1.2-1.2 V _5 Product data sheet Rev. 5 1 July 27 3 of 12

Table 7. Static characteristics continued Voltages are referenced to GND (ground = V). ll typical values are measured at T amb =25 C. Symbol Parameter Conditions 4 C to +85 C 4 C to +125 C Unit Min Typ Max Min Max V OH HIGH-level output V I = V IH or V IL voltage I O = 2 µ; V CC = 2. V 1.8 2. - 1.8 - V I O = 2 µ; V CC = 4.5 V 4. 4.5-4. - V I O = 2 µ; V CC = 6. V 5.5 6. - 5.5 - V I O = 2. m; V CC = 4.5 V 4.13 4.32-3.7 - V I O = 2.6 m; V CC = 6. V 5.63 5.81-5.2 - V V OL LOW-level output V I = V IH or V IL voltage I O = 2 µ; V CC = 2. V -.2 -.2 V I O = 2 µ; V CC = 4.5 V -.5 -.5 V I O = 2 µ; V CC = 6. V -.5 -.5 V I O = 2. m; V CC = 4.5 V -.15.33 -.4 V I O = 2.6 m; V CC = 6. V -.16.33 -.4 V I I input leakage current V I =V CC or GND; V CC = 6. V - - 1. - 1. µ I CC supply current V I =V CC or GND; I O =; - - 1-2 µ V CC = 6. V C I input capacitance - 5 - - - pf 11. Dynamic characteristics Table 8. Dynamic characteristics GND = V; t r = t f = 6. ns; For test circuit see Figure 6. ll typical values are measured at T amb = 25 C. Symbol Parameter Conditions 4 C to +85 C 4 C to +125 C Unit Min Typ Max Min Max t pd propagation delay to Y; see Figure 5 [1] C PD power dissipation capacitance [1] t pd is the same as t PLH and t PHL. [2] C PD is used to determine the dynamic power dissipation P D (µw). P D =C PD V CC 2 f i + (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in Volts. V CC = 2. V; C L = 5 pf - 1 9-15 ns V CC = 4.5 V; C L =5pF - 7 18-21 ns V CC = 6. V; C L =5pF - 6 15-18 ns V CC = 5. V; C L =15pF - 5 - - - ns V I = GND to V CC [2] - 14 - - - pf _5 Product data sheet Rev. 5 1 July 27 4 of 12

12. Waveforms input V M (1) V CC Y output t PHL V M (1) t PLH PULSE GENERTOR VI RT DUT VO CL 5 pf mna46 mna34 V M (1) =.5 V CC ; V I = GND to V CC. Test data is given in Table 8. DUT = Device Under Test C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to output impedance Z o of the pulse generator. Fig 5. Input to output propagation delays Fig 6. Load circuitry for switching times 13. Typical transfer characteristics 1 mna47 2 1 mna48 5 I CC (m) V O (V) I CC (m) V O (V).5 1 5 2.5 1 V 2 I (V) 2.5 V 5 I (V) Fig 7. V CC = 2. V; I O = Fig 8. V CC = 4.5 V; I O = _5 Product data sheet Rev. 5 1 July 27 5 of 12

2 mna49 6 I CC (m) V O (V) Rbias = 56 kω V CC 1 3.47 µf input output 1 µf V I (f = 1 khz) IO GND mna5 3 V 6 I (V) Fig 9. V CC = 6. V; I O = Fig 1. Test set-up for measuring forward transfer conductance g fs = I O / V I at V O is constant 14. pplication information Some applications are: Linear amplifier (see Figure 11) In crystal oscillator design (see Figure 12) Remark: ll values given are typical unless otherwise specified R2 R1 1 µf R1 V CC U4 ZL U4 out R2 C1 C2 mna52 mna53 Maximum V o(p-p) =V CC 1.5 V centered at.5 V CC. G G ol v = --------------------------------------- R1 1 + ------ ( 1+ G R2 ol ) G ol = open loop gain G v = voltage gain R1 3kΩ, R2 1MΩ Z L >1kΩ; G ol = 2 (typ.) Typical unity gain bandwidth product is 5 MHz. Fig 11. Used as a linear amplifier C1 = 47 pf (typ.) C2 = 22 pf (typ.) R1 = 1 MΩ to 1 MΩ (typ.) R2 optimum value depends on the frequency and required stability against changes in V CC or average minimum I CC (I CC is typically 2 m at V CC = 3 V and f = 1 MHz). Fig 12. Crystal oscillator configuration _5 Product data sheet Rev. 5 1 July 27 6 of 12

Table 9. External components for resonator (f < 1 MHz) ll values given are typical and must be used as an initial set-up Frequency R1 R2 C1 C2 1 khz to 15.9 khz 2.2 MΩ 22 kω 56 pf 2 pf 16 khz to 24.9 khz 2.2 MΩ 22 kω 56 pf 1 pf 25 khz to 54.9 khz 2.2 MΩ 1 kω 56 pf 1 pf 55 khz to 129.9 khz 2.2 MΩ 1 kω 47 pf 5 pf 13 khz to 199.9 khz 2.2 MΩ 47 kω 47 pf 5 pf 2 khz to 349.9 khz 2.2 MΩ 47 kω 47 pf 5 pf 35 khz to 6 khz 2.2 MΩ 47 kω 47 pf 5 pf Table 1. Optimum value for R2 Frequency R2 Optimum for 3 khz 2. kω minimum required I CC 8. kω minimum influence due to change in V CC 6 khz 1. kω minimum required I CC 4.7 kω minimum influence by V CC 1 khz.5 kω minimum required I CC 2. kω minimum influence by V CC 14 khz.5 kω minimum required I CC 1. kω minimum influence by V CC >14 khz - replace R2 by C3 with a typical value of 35 pf 8 input capacitance (pf) 6 (1) mna54 4 (2) (3) 2 2 4 6 V 8 I (V) (1) V CC = 2. V. (2) V CC = 4.5 V. (3) V CC = 6. V. Fig 13. Typical input capacitance as a function of the input voltage _5 Product data sheet Rev. 5 1 July 27 7 of 12

15. Package outline TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm SOT353-1 D E X c y H E v M Z 5 4 2 1 ( 3 ) θ 1 3 e b p e 1 w M detail X L p L 1.5 3 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1.1.1 2 3 b p c D (1) E (1) e e 1 H E L L p v w y Z (1) θ 1..8.15.3.15.25.8 2.25 1.85 1.35 1.15.65 1.3 2.25 2..425.46.21.3.1.1.6.15 7 Note 1. Plastic or metal protrusions of.15 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT353-1 MO-23 SC-88 EUROPEN PROJECTION ISSUE DTE -9-1 3-2-19 Fig 14. Package outline SOT353-1 (TSSOP5) _5 Product data sheet Rev. 5 1 July 27 8 of 12

Plastic surface-mounted package; 5 leads SOT753 D B E X y H E v M 5 4 Q 1 c 1 2 3 Lp e bp w M B detail X 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 bp c D E e H E L p Q v w y mm 1.1.9.1.13.4.25.26.1 3.1 2.7 1.7 1.3.95 3. 2.5.6.2.33.23.2.2.1 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT753 SC-74 2-4-16 6-3-16 Fig 15. Package outline SOT753 (SC-74) _5 Product data sheet Rev. 5 1 July 27 9 of 12

16. Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes _5 2771 Product data sheet - _4 Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Package SOT353 changed to SOT353-1 in Table 1 and Figure 14. Quick Reference Data and Soldering sections removed. Section 2 Features updated. _4 22527 Product specification - _3 _3 22513 Product specification - _2 _2 21427 Product specification - _1 _1 19981118 Product specification - - _5 Product data sheet Rev. 5 1 July 27 1 of 12

17. Legal information 17.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 17.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 17.3 Disclaimers General Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 6134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Nexperia. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. 17.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 18. Contact information For additional information, please visit: http://www.nexperia.com For sales office addresses, send an email to: salesaddresses@nexperia.com _5 Product data sheet Rev. 5 1 July 27 11 of 12

19. Contents 1 General description...................... 1 2 Features............................... 1 3 Ordering information..................... 1 4 Marking................................ 1 5 Functional diagram...................... 1 6 Pinning information...................... 2 6.1 Pinning............................... 2 6.2 Pin description......................... 2 7 Functional description................... 2 8 Limiting values.......................... 3 9 Recommended operating conditions........ 3 1 Static characteristics..................... 3 11 Dynamic characteristics.................. 4 12 Waveforms............................. 5 13 Typical transfer characteristics............ 5 14 pplication information................... 6 15 Package outline......................... 8 16 Revision history........................ 1 17 Legal information....................... 11 17.1 Data sheet status...................... 11 17.2 Definitions............................ 11 17.3 Disclaimers........................... 11 17.4 Trademarks........................... 11 18 Contact information..................... 11 19 Contents.............................. 12 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 1 July 27