Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS

Similar documents
Presettable Counters High-Performance Silicon-Gate CMOS

Octal 3-State Noninverting Transparent Latch

Dual J-K Flip-Flop with Set and Reset

IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register

Dual D Flip-Flop with Set and Reset

8-Input Data Selector/Multiplexer with 3-State Outputs High-Performance Silicon-Gate CMOS

Dual 4-Input Data Selector/Multiplexer High-Performance Silicon-Gate CMOS

Hex 3-State Noninverting Buffer with Common Enables High-Performance Silicon-Gate CMOS

Octal 3-State Inverting Transparent Latch High-Performance Silicon-Gate CMOS

12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS

Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS

Quad 2-Input NAND Gate with Open-Drain Outputs High-Performance Silicon-Gate CMOS

Dual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

Dual 4-Input AND Gate

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

KK74HC221A. Dual Monostable Multivibrator TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE

8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT RESISTER High-Performance Silicon-Gate CMOS

Octal 3-State Noninverting D Flip-Flop

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA

Quad 2-Input Data Selectors/Multiplexer High-Performance Silicon-Gate CMOS

Octal 3-State Noninverting Transparent Latch

IN74HC05A Hex Inverter with Open-Drain Outputs

Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS

74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters

Dual 4-Input AND Gate

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters

Triple 3-Input NOR Gate

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

Programmable Timer High-Performance Silicon-Gate CMOS

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

MM74HC175 Quad D-Type Flip-Flop With Clear

MC14060B. 14 Bit Binary Counter and Oscillator

74F193 Up/Down Binary Counter with Separate Up/Down Clocks

74VHC393 Dual 4-Bit Binary Counter

Synchronous 4 Bit Counters; Binary, Direct Reset

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

8-Input NAND Gate IN74HC30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00

74LS195 SN74LS195AD LOW POWER SCHOTTKY

NTE40194B Integrated Circuit CMOS, 4 Bit Bidirectional Universal Shift Register

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

MM74HC151 8-Channel Digital Multiplexer

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

Up/down binary counter with separate up/down clocks

MM74HC157 Quad 2-Input Multiplexer

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HCT138 3-to-8 Line Decoder

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC244 Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

NTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder

MC74HC138A. 1-of-8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

MM74HC154 4-to-16 Line Decoder

MM74HC138 3-to-8 Line Decoder

MM74HCT08 Quad 2-Input AND Gate

74AC169 4-Stage Synchronous Bidirectional Counter

MM74HC573 3-STATE Octal D-Type Latch

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

TC74HC74AP,TC74HC74AF,TC74HC74AFN

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

MC74HCT138A. 1 of 8 Decoder/ Demultiplexer with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74HC00 Quad 2-Input NAND Gate

MM74HC595 8-Bit Shift Register with Output Latches

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC251 8-Channel 3-STATE Multiplexer

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

TC74HC7292AP,TC74HC7292AF

MM74HC373 3-STATE Octal D-Type Latch

NTE74177 Integrated Circuit TTL 35Mhz Presettable Binary Counter/Latch

MC14521B. 24 Stage Frequency Divider

M74HCT688TTR 8 BIT EQUALITY COMPARATOR


74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

M74HCT138TTR 3 TO 8 LINE DECODER (INVERTING)

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74HC32 Quad 2-Input OR Gate

74VHC161 Synchronous Presettable Binary Counter

NTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch

Obsolete Product(s) - Obsolete Product(s)

74VHC373 Octal D-Type Latch with 3-STATE Outputs

CD4028BC BCD-to-Decimal Decoder

M74HC4543TTR BCD TO 7 SEGMENT LATCH/DECODER/LCD DRIVER

74VHC573 Octal D-Type Latch with 3-STATE Outputs


Transcription:

TECHNICAL DATA IN74HC193A Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS The IN74HC193A is identical in pinout to the LS/ALS193. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs. The counter has two separate clock inputs, a Count Up Clock and Count Down Clock inputs. The direction of counting is determined by which input is clocked. The outputs change state synchronous with the LOW-to-HIGH traitio on the clock inputs. This counter may be preset by entering the desired data on the P, P1, P2, P3 input. When the Parallel Load input is taken low the data is loaded independently of either clock input. This feature allows the counters to be used as devide-by-n by modifying the count lenght with the preset inputs. In addition the counter can also be cleared. This is accomplished by inputting a high on the Master Reset input. All 4 internal stages are set to low independently of either clock input.both a Terminal Count Down (TC D ) and Terminal Count Up (TC U ) Outputs are provided to enable cascading of both up and down counting functio. The TC D output produces a negative going pulse when the counter underflows and TC U outputs a pulse when the counter overflows. The counter can be cascaded by connecting the TC U and TC D outputs of one device to the Count Up Clock and Count Down Clock inputs, respectively, of the next device. Outputs Directly Interface to CMOS, NMOS, and TTL Operating Voltage Range: to V Low Input Current: 1. µa High Noise Immunity Characteristic of CMOS Devices ORDERING INFORMATION IN74HC193AN Plastic IN74HC193AD SOIC T A = -55 to 125 C for all packages PIN ASSIGNMENT LOGIC DIAGRAM PIN 16 =V CC PIN 8 = GND Rev.

MAXIMUM RATINGS * Symbol Parameter Value Unit V CC DC Supply Voltage (Referenced to GND) -.5 to +7. V V IN DC Input Voltage (Referenced to GND) -1.5 to V CC +1.5 V V OUT DC Output Voltage (Referenced to GND) -.5 to V CC +.5 V I IN DC Input Current, per Pin ±2 ma I OUT DC Output Current, per Pin ±25 ma I CC DC Supply Current, V CC and GND Pi ±5 ma P D Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ Tstg Storage Temperature -65 to +15 C T L Lead Temperature, 1 mm from Case for 1 Seconds (Plastic DIP or SOIC Package) 75 5 * Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditio. +Derating - Plastic DIP: - 1 mw/ C from 65 to 125 C SOIC Package: : - 7 mw/ C from 65 to 125 C mw C RECOMMENDED OPERATING CONDITIONS Symbol Parameter Min Max Unit V CC DC Supply Voltage (Referenced to GND) V V IN, V OUT DC Input Voltage, Output Voltage (Referenced to GND) V CC V T A Operating Temperature, All Package Types -55 +125 C t r, t f Input Rise and Fall Time (Figure 1) V CC = V V CC = V V CC = V 1 5 4 This device contai protection circuitry to guard agait damage due to high static voltages or electric fields. However, precautio must be taken to avoid applicatio of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V IN and V OUT should be cotrained to the range GND (V IN or V OUT ) V CC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V CC ). Unused outputs must be left open. Rev.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND) Symbol Parameter Test Conditio V 25 C to -55 C V IH Minimum High- Level Input Voltage V IL Maximum Low - Level Input Voltage V OH Minimum High- Level Output Voltage V OUT =.1 V or V CC -.1 V I OUT 2 µa V OUT =.1 V or V CC -.1 V I OUT 2 µa V IN =V IH or V IL I OUT 2 µa V CC Guaranteed Limit 1.5 3.15 4.2.3.9 1.2 1.9 4.4 5.9 85 C 1.5 3.15 4.2.3.9 1.2 1.9 4.4 5.9 125 C 1.5 3.15 4.2.3.9 1.2 1.9 4.4 5.9 Unit V V V V IN =V IH or V IL I OUT 4. ma I OUT 5.2 ma 3.98 5.48 3.84 5.34 3.7 5.2 V OL Maximum Low- Level Output Voltage V IN =V IH or V IL I OUT 2 µa.1.1.1.1.1.1.1.1.1 V V IN =V IH or V IL I OUT 4. ma I OUT 5.2 ma...33.33.4.4 I IN I CC Maximum Input Leakage Current Maximum Quiescent Supply Current (per Package) V IN =V CC or GND ±.1 ±1. ±1. µa V IN =V CC or GND I OUT =µa 8. 8 16 µa FUNCTION TABLE Inputs Mode MR PL CP U CP D H X X X Reset(Asyn.) L L X X Preset(Asyn.) L H H No Count L H H Count Up L H H Count Down L H H No Count X = don t care The IN74HC193 is an UP/DOWN MODULO- 16 Binary Counter. Logic equatio For Terminal Count: TC U = Q Q 1 Q 2 Q 3 CP U TC D = Q Q 1 Q 2 Q 3 CP D Rev.

AC ELECTRICAL CHARACTERISTICS (C L =5pF,Input t r =t f = ) Symbol Parameter V 25 C to -55 C f max t PLH, t PHL t PLH, t PHL t PLH, t PHL t TLH, t THL Minimum Clock Frequency (5% Duty Cycle) (Figures 1 and 6) Maximum Propagation Delay, Clock to Q (Figures 1 and 6) Maximum Propagation Delay, PL to Q (Figures 3 and 6) Maximum Propagation Delay, Clock to Terminal Count (Figures 2 and 6) Maximum Output Traition Time,Any Output (Figures 1 and 6) V CC 12 36 43 215 43 37 Guaranteed Limit 85 C 125 C Unit C IN Maximum Input Capacitance - 1 1 1 pf 215 43 37 125 25 21 75 15 13 3.2 16 19 27 54 46 27 54 46 155 31 95 2 18 2.6 13 15 325 65 55 325 65 55 19 38 32 11 23 2 MHz C PD Power Dissipation Capacitance (Per Package) Typical @25 C,V CC =5. V Used to determine the no-load dynamic power 6 pf coumption: P D =C PD V 2 CC f+i CC V CC TIMING REQUIREMENTS (C L =5pF,Input t r =t f = ) V CC Guaranteed Limit Symbol Parameter V 25 C to -55 C 85 C 125 C Unit t su t h t w t w t w t r, t f Minimum Setup Time, Pn to PL (Figure 4) Minimum Hold Time, Pn to PL (Figure 4) Minimum Pulse Width, Clock (Figure 1) Minimum Pulse Width, PL (Figure 3) Minimum Pulse Width, MR (Figure 5) Minimum Input Rise and Fall Times (Figure 1) 1 2 18 15 3 1 2 17 1 2 17 1 5 4 125 35 22 19 38 33 125 25 125 25 1 5 4 15 3 225 45 38 15 3 15 3 1 5 4 Rev.

Figure 1. Switching Waveforms Figure 2. Switching Waveforms Figure 3. Switching Waveforms Figure 4. Switching Waveforms Figure 5. Switching Waveforms Figure 6. Test Circuit Rev.

TIMING DIAGRAM Rev.

EXPANDED LOGIC DIAGRAM Rev.

N SUFFIX PLASTIC DIP (MS - 1BB) NOTES: 16 1 A G F.25 (.1) M T 1. Dimeio A, B do not include mold flash or protrusio. Maximum mold flash or protrusio.25 mm (.1) per side. 9 8 D N B -T- C -T- K SEATING PLANE M L H J Dimeion, mm Symbol MIN MAX A 18.67 19.69 B 6.1 7.11 C 5.33 D.36.56 F 1.14 1.78 G H 2.54 7.62 J 1 K 2.92 3.81 L 7.62 8. M.2.36 N.38 D SUFFIX SOIC (MS - 12AC) H 16 1 D G A.25 (.1) M T C M 9 8 B K P C SEATING PLANE Symbol MIN MAX A 9.8 1 B 3.8 4 C 1.35 1.75 D.33.51 F.4 1.27 G H Dimeion, mm J 8 NOTES: K.1.25 1. Dimeio A and B do not include mold flash or protrusion. M.19.25 2. Maximum mold flash or protrusion.15 mm (.6) per side P 5.8 6.2 for A; for B.25 mm (.1) per side. R.25.5 J R x 45 F M 1.27 5.72 Rev.