74ALVCH V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

Similar documents
74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state

The 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption.

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

The 74LV08 provides a quad 2-input AND function.

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Octal buffer/line driver; 3-state

7-stage binary ripple counter

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74LVC1G125-Q100. Bus buffer/line driver; 3-state

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

74HC107-Q100; 74HCT107-Q100

The 74AXP1G04 is a single inverting buffer.

Bus buffer/line driver; 3-state

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74HC541; 74HCT541. Octal buffer/line driver; 3-state

The 74AUP2G34 provides two low-power, low-voltage buffers.

74HC365; 74HCT365. Hex buffer/line driver; 3-state

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74AVCH General description. 2. Features and benefits. 16-bit transceiver with direction pin; 3.6 V tolerant; 3-state

Dual buffer/line driver; 3-state

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC30-Q100; 74HCT30-Q100

74HC153-Q100; 74HCT153-Q100

Low-power configurable multiple function gate

74HC2G125; 74HCT2G125

2-input EXCLUSIVE-OR gate

74HC151-Q100; 74HCT151-Q100

Octal bus transceiver; 3-state

8-bit parallel-in/serial-out shift register

Low-power configurable multiple function gate

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

4-bit magnitude comparator

74HC126; 74HCT126. Quad buffer/line driver; 3-state

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.

74HC109-Q100; 74HCT109-Q100

74HC280; 74HCT bit odd/even parity generator/checker

Low-power dual Schmitt trigger inverter

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

Low-power triple buffer with open-drain output

74HC597-Q100; 74HCT597-Q100

Dual buffer/line driver; 3-state

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

Dual buffer/line driver; 3-state

74AVC General description. 2 Features and benefits. 1-to-4 fan-out buffer

74LVC823A-Q General description. 2. Features and benefits

74HC132-Q100; 74HCT132-Q100

Dual supply buffer/line driver; 3-state

74HC2G08-Q100; 74HCT2G08-Q100

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

74HC1G02-Q100; 74HCT1G02-Q100

74LVCH322244A. 32-bit buffer/line driver; 30 series termination resistors; 5 V tolerant input/output; 3-state

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

Single dual-supply translating 2-input OR with strobe

74LVC1G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

74LV03. 1 General description. 2 Features and benefits. 3 Ordering information. Quad 2-input NAND gate

74HC1G32-Q100; 74HCT1G32-Q100

74AVC20T245-Q General description. 2. Features and benefits

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74LVC2G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74LVC125A. 1. General description. 2. Features and benefits. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74ALVCH General description. 2. Features and benefits. 16-bit bus transceiver and transparant D-type latch with 8 independent buffers

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop

74AVC4T774PW. 4-bit dual supply translating transceiver; 3-state

8-bit serial-in/parallel-out shift register

74LVT244B; 74LVTH244B

Hex inverter with open-drain outputs

Triple inverting Schmitt trigger with 5 V tolerant input

2-input single supply translating NAND gate

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC373-Q100; 74HCT373-Q100

Single supply translating buffer/line driver; 3-state

74AHC2G241; 74AHCT2G241

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74LVC07A-Q100. Hex buffer with open-drain outputs

The 74LV08 provides a quad 2-input AND function.

74ALVCH General description. 2 Features and benefits. 18-bit bus-interface D-type flip-flop with reset and enable; 3-state

74HC1G125; 74HCT1G125

74HC164; 74HCT bit serial-in, parallel-out shift register

HEF4024B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 7-stage binary counter

4-bit dual-supply buffer/level translator; 3-state

74HC03-Q100; 74HCT03-Q100

74AVC32T General description. 2. Features and benefits

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

Dual supply configurable multiple function gate

3-to-8 line decoder/demultiplexer; inverting

74AVC1T General description. 2 Features and benefits. 1-to-4 fan-out buffer

Low-power dual PCB configurable multiple function gate

Transcription:

Rev. 5 9 July 2012 Product data sheet 1. General description The is 16-bit edge-triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. Incorporates bus hold data inputs which eliminate the need for external pull-up or pull-down resistors to hold unused inputs. The consists of 2 sections of eight edge-triggered flip-flops. A clock (CP) input and an output enable (OE) are provided per 8-bit section. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH CP transition. When OE is LOW, the contents of the flip-flops are available at the outputs. When OE is HIGH, the outputs go the high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. 2. Features and benefits Wide supply voltage range from 1.2 V to 3.6 V Complies with JEDEC standard JESD8-B CMOS low power consumption MULTIBYTE flow-through standard pin-out architecture Low inductance multiple V CC and pins for minimum noise and ground bounce Direct interface with TTL levels All data inputs have bus hold Output drive capability 50 transmission lines at 85 C Current drive 24 ma at V CC = 3.0 V

3. Ordering information Table 1. Ordering information Type number Temperature range Package 4. Functional diagram Name Description Version DL 40 C to +85 C SSOP48 plastic shrink small outline package; 48 leads; body width 7.5 mm 74LVCH16374DGG 40 C to+85 C TSSOP48 plastic thin shrink small outline package; 48 leads; body width 6.1 mm SOT370-1 SOT362-1 1 24 1OE 2OE 47 1D0 1Q0 2 46 1D1 1Q1 3 44 1D2 1Q2 5 43 1D3 1Q3 6 41 1D4 1Q4 8 40 1D5 1Q5 9 38 1D6 1Q6 11 37 1D7 1Q7 12 36 2D0 2Q0 13 35 2D1 2Q1 14 33 2D2 2Q2 16 32 2D3 2Q3 17 30 2D4 2Q4 19 29 2D5 2Q5 20 27 2D6 2Q6 22 26 2D7 2Q7 23 1CP 2CP 48 25 001aal770 Fig 1. Logic symbol Product data sheet Rev. 5 9 July 2012 2 of 17

1OE 1CP 2OE 2CP 1 48 24 25 1EN C1 2EN C2 1D0 1D1 1D2 1D3 1D4 1D5 1D6 1D7 2D0 2D1 2D2 2D3 2D4 2D5 2D6 2D7 47 46 44 43 41 40 38 37 36 35 33 32 30 29 27 26 1D 1 2D 2 2 1Q0 3 1Q1 5 1Q2 6 1Q3 8 1Q4 9 1Q5 11 1Q6 12 1Q7 13 2Q0 14 2Q1 16 2Q2 17 2Q3 19 2Q4 20 2Q5 22 2Q6 23 2Q7 001aal772 Fig 2. IEC logic symbol V CC data input to internal circuit mna705 Fig 3. Bus hold circuit 1D0 D Q 1Q0 2D0 D Q 2Q0 CP FF1 CP FF9 1CP 2CP 1OE 2OE to 7 other channels to 7 other channels 001aal771 Fig 4. Logic diagram Product data sheet Rev. 5 9 July 2012 3 of 17

5. Pinning information 5.1 Pinning 1OE 1Q0 1Q1 1Q2 1Q3 V CC 1Q4 1Q5 1Q6 1Q7 2Q0 2Q1 2Q2 2Q3 V CC 2Q4 2Q5 2Q6 2Q7 2OE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 1CP 47 1D0 46 1D1 45 44 1D2 43 1D3 42 V CC 41 1D4 40 1D5 39 38 1D6 37 1D7 36 2D0 35 2D1 34 33 2D2 32 2D3 31 V CC 30 2D4 29 2D5 28 27 2D6 26 2D7 25 2CP 001aal769 Fig 5. Pin configuration Product data sheet Rev. 5 9 July 2012 4 of 17

5.2 Pin description Table 2. Pin description Symbol Pin Description 1OE, 2OE 1, 24 output enable input (active LOW) 1Q0 to 1Q7 2, 3, 5, 6, 8, 9, 11, 12 3-state flip-flop outputs 2Q0 to 2Q7 13, 14, 16, 17, 19, 20, 22, 23 3-state flip-flop outputs 4, 10, 15, 21, 28, 34, 39, 45 ground (0 V) V CC 7, 18, 31, 42 positive supply voltage 1D0 to 1D7 47, 46, 44, 43, 41, 40, 38, 37 data inputs 2D0 to 2D7 36, 35, 33, 32, 30, 29, 27, 26 data inputs 1CP, 2CP 48, 25 clock input 6. Functional description [1] H = HIGH voltage level; 6.1 Function table Table 3. Function table [1] Inputs Internal Outputs Q0 to Q7 Operating mode noe ncp Dn flip-flops L l L L load and read register L h H H H l L Z load register and disable outputs H h H Z L = LOW voltage level; h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition; I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition; = LOW-to-HIGH clock transition; Z = high-impedance OFF-state. Product data sheet Rev. 5 9 July 2012 5 of 17

7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +4.6 V I IK input clamping current V I <0V 50 - ma V I input voltage control inputs [1] 0.5 +4.6 V data inputs [1] 0.5 V CC +0.5 V I OK output clamping current V O >V CC or V O <0V - 50 ma V O output voltage [1] 0.5 V CC +0.5 V I O output current V O =0V tov CC - 50 ma I CC supply current - 100 ma I ground current 100 - ma T stg storage temperature 65 +150 C P tot total power dissipation T amb = 40 C to +125 C; SSOP48 package - 850 mw TSSOP48 package [3] - 600 mw [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. Above 55 C the value of P tot derates linearly with 11.3 mw/k. [3] Above 55 C the value of P tot derates linearly with 8 mw/k. 8. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V CC supply voltage maximum speed performance C L = 30 pf 2.3-2.7 V C L = 50 pf 3.0-3.6 V low voltage applications 1.2-3.6 V V I input voltage data inputs 0 - V CC V control inputs 0-5.5 V V O output voltage 0 - V CC V T amb ambient temperature in free air 40 - +85 C t/ V input transition rise and fall rate V CC = 2.3 V to 3.0 V 0-20 ns/v V CC = 3.0 V to 3.6 V 0-10 ns/v Product data sheet Rev. 5 9 July 2012 6 of 17

9. Static characteristics Table 6. Static characteristics At recommended operating conditions. Voltages are referenced to (ground = 0 V). Symbol Parameter Conditions Min Typ [1] Max Unit T amb = 40 C to +85 C V IH HIGH-level input V CC = 1.2 V V CC - - V voltage V CC = 1.8 V 0.7V CC 0.9 - V V CC = 2.3 V to 2.7 V 1.7 1.2 - V V CC = 2.7 V to 3.6 V 2.0 1.5 - V V IL LOW-level input V CC = 1.2 V - - 0 V voltage V CC = 1.8 V - 0.9 0.2V CC V V CC = 2.3 V to 2.7 V - 1.2 0.7 V V CC = 2.7 V to 3.6 V - 1.5 0.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 100 A; V CC = 1.8 V to 3.6 V V CC 0.2 V CC - V I O = 6 ma; V CC = 1.8 V V CC 0.4 V CC 0.1 - V I O = 6 ma; V CC = 2.3 V V CC 0.3 V CC 0.08 - V I O = 12 ma; V CC = 2.3 V V CC 0.5 V CC 0.17 - V I O = 12 ma; V CC = 2.7 V V CC 0.5 V CC 0.14 - V I O = 18 ma; V CC = 2.3 V V CC 0.6 V CC 0.26 - V I O = 24 ma; V CC = 3.0 V V CC 1.0 V CC 0.28 - V V OL LOW-level output voltage V I =V IH or V IL I O = 100 A; V CC = 1.8 V to 3.6 V - 0 0.20 V I O = 6 ma; V CC = 1.8 V - 0.09 0.30 V I O =6mA; V CC = 2.3 V - 0.07 0.20 V I O =12mA; V CC = 2.3 V - 0.15 0.40 V I O =12mA; V CC = 2.7 V - 0.14 0.40 V I O = 18 ma; V CC = 2.3 V - 0.23 0.60 V I O =24mA; V CC = 3.0 V - 0.27 0.55 V I I input leakage current V CC = 1.8 V to 3.6 V control input; V I = 5.5 V or - 0.1 5 A data input; V I =V CC or - 0.1 5 A I OZ OFF-state output current V I =V IH or V IL ; V O =V CC or V CC = 1.8 V to 2.7 V - 0.1 5 A V CC = 2.7 V to 3.6 V - 0.1 10 A I LIZ OFF-state input leakage current V I =V CC or V CC = 1.8 V to 2.7 V - 0.1 10 A V CC = 3.6 V - 0.1 15 A I CC supply current V I =V CC or ; I O =0A; V CC = 1.8 V to 2.7 V - 0.1 20 A V CC = 2.7 V to 3.6 V - 0.2 40 A Product data sheet Rev. 5 9 July 2012 7 of 17

Table 6. Static characteristics continued At recommended operating conditions. Voltages are referenced to (ground = 0 V). Symbol Parameter Conditions Min Typ [1] Max Unit I CC additional supply current [1] All typical values are measured at T amb =25 C. Valid for data inputs of bus hold parts only. 10. Dynamic characteristics V I =V CC 0.6 V; I O =0A; V CC =2.7V to 3.6 V per control input - 5 500 A per data I/O input - 150 750 A I BHL bus hold LOW current V CC = 2.3 V; V I =0.7V 45 - - A V CC = 3.0 V; V I =0.8V 75 150 - A I BHH bus hold HIGH current V CC = 2.3 V; V I =1.7V 45 - - A V CC = 3.0 V; V I =2.0V 75 175 - A I BHLO bus hold LOW V CC = 2.7 V 300 - - A overdrive current V CC = 3.6 V 450 - - A I BHHO bus hold HIGH V CC = 2.7 V 300 - - A overdrive current V CC = 3.6 V 450 - - A C I input capacitance - 5.0 - pf Table 7. Dynamic characteristics At recommended operating conditions. Voltages are referenced to (ground = 0 V); test circuit Figure 9. Symbol Parameter Conditions Min Typ [1] Max Unit T amb = 40 C to +85 C f max maximum frequency see Figure 6 V CC = 1.8 V 125 250 - MHz V CC = 2.3 V to 2.7 V 150 300 - MHz V CC = 2.7 V 150 300 - MHz V CC = 3.0 V to 3.6 V [3] 200 350 - MHz t pd propagation delay ncp to nqn; see Figure 6 [4] V CC = 1.2 V - 7.7 - ns V CC = 1.8 V 1.5 3.6 6.5 ns V CC = 2.3 V to 2.7 V 1.0 2.3 4.3 ns V CC = 2.7 V 1.0 2.3 3.8 ns V CC = 3.0 V to 3.6 V [3] 1.0 2.4 3.4 ns t en enable time noe to nqn; see Figure 7 [4] V CC = 1.2 V - 8.7 - ns V CC = 1.8 V 1.5 4.0 7.2 ns V CC = 2.3 V to 2.7 V 1.0 2.6 4.8 ns V CC = 2.7 V 1.0 2.9 4.8 ns V CC = 3.0 V to 3.6 V [3] 1.0 2.3 4.0 ns Product data sheet Rev. 5 9 July 2012 8 of 17

Table 7. Dynamic characteristics continued At recommended operating conditions. Voltages are referenced to (ground = 0 V); test circuit Figure 9. Symbol Parameter Conditions Min Typ [1] Max Unit t dis disable time noe to nqn; see Figure 7 [4] V CC = 1.2 V - 6.2 - ns V CC = 1.8 V 1.5 3.1 5.4 ns V CC = 2.3 V to 2.7 V 1.0 2.1 4.0 ns V CC = 2.7 V 1.0 2.9 4.5 ns V CC = 3.0 V to 3.6 V [3] 1.0 2.6 4.1 ns t W pulse width ncp HIGH or LOW; see Figure 6 V CC = 1.8 V 4.0 2.0 - ns V CC = 2.3 V to 2.7 V 3.0 1.6 - ns V CC = 2.7 V 3.0 1.6 - ns V CC = 3.0 V to 3.6 V [3] 2.5 1.4 - ns t su set-up time Dn to ncp; see Figure 8 V CC = 1.8 V 1.5 0.2 - ns V CC = 2.3 V to 2.7 V 1.2 0.2 - ns V CC = 2.7 V 1.5 0.4 - ns V CC = 3.0 V to 3.6 V [3] 1.2 0.2 - ns t h hold time Dn to ncp; see Figure 8 V CC = 1.8 V 0.6 0.2 - ns V CC = 2.3 V to 2.7 V 0.8 0.1 - ns V CC = 2.7 V 0.6 0.2 - ns V CC = 3.0 V to 3.6 V [3] 0.8 0.0 - ns C PD power dissipation per flip-flop; V I =tov CC [5] capacitance outputs enabled - 16 - pf outputs disabled - 10 - pf [1] All typical values are measured at T amb =25 C. Typical values are measured at V CC = 2.5 V. [3] Typical values are measured at V CC = 3.3 V. [4] t pd is the same as t PLH and t PHL. t en is the same as t PZL and t PZH. t dis is the same as t PLZ and t PHZ. [5] C PD is used to determine the dynamic power dissipation (P D in W). P D =C PD V CC 2 f i N+ (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in Volts; N = number of inputs switching; (C L V 2 CC f o ) = sum of the outputs. Product data sheet Rev. 5 9 July 2012 9 of 17

11. Waveforms V I ncp input V OH nqn output V OL t W t PHL 1 / f max V M V M V M V M t PLH V M 001aal773 Fig 6. Measurement points are given in Table 8. V OL and V OH are typical output levels that occur with the output load. Propagation delay, clock input (ncp) to data output (nqn), and pulse width V I noe input V M V M t PLZ t PZL nqn output LOW-to-OFF OFF-to-LOW V CC V OL V X V M t PHZ t PZH nqn output HIGH-to-OFF OFF-to-HIGH V OH outputs enabled V Y outputs disabled V M outputs enabled 001aal795 Fig 7. Measurement points are given in Table 8. V OL and V OH are typical output levels that occur with the output load. 3-state enable and disable times V I ncp input V I ndn input V M V M V M t su t su t h t h V M V M V M V M 001aal774 Fig 8. The shaded areas indicate when the input is permitted to change for predictable output performance. Data setup and hold times for input (ndn) to input (ncp) Product data sheet Rev. 5 9 July 2012 10 of 17

Table 8. Measurement points Supply voltage Input Output V CC V I V M V M V X V Y 2.3 V to 2.7 V and < 2.3 V V CC 0.5 V CC 0.5 V CC V OL + 0.15 V V OH 0.15 V 2.7 V 2.7 V 1.5 V 1.5 V V OL + 0.3 V V OH 0.3 V 3.0 V to 3.6 V 2.7 V 1.5 V 1.5 V V OL + 0.3 V V OH 0.3 V 12. Test information V CC V EXT G V I DUT V O RL RT CL RL mna616 Fig 9. Test data is given in Table 9. Definitions for test circuit: R L = Load resistance. C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to output impedance Z o of the pulse generator. V EXT = External voltage for measuring switching times. Load circuit for measuring switching times Table 9. Test data Supply voltage Input Load V EXT V CC V I t r, t f C L R L t PLH, t PHL t PLZ, t PZL t PHZ, t PZH 2.3 V to 2.7 V and V CC 2.0 ns 30 pf 500 open 2 V CC < 2.3 V 2.7 V 2.7 V 2.5 ns 50 pf 500 open 2 V CC 3.0 V to 3.6 V 2.7 V 2.5 ns 50 pf 500 open 2 V CC Product data sheet Rev. 5 9 July 2012 11 of 17

13. Package outline SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm SOT370-1 D E A X c y H E v M A Z 48 25 Q A 2 A 1 (A ) 3 A pin 1 index θ L p 1 24 L e b p w M detail X 0 5 10 mm scale DIMENSIONS (mm are the original dimensions) A UNIT A 1 A 2 A 3 b p c D (1) E (1) e H E L L p Q v w y Z(1) max. 0.4 2.35 0.3 0.22 16.00 7.6 10.4 1.0 1.2 0.85 mm 2.8 0.25 0.635 1.4 0.25 0.18 0.1 0.2 2.20 0.2 0.13 15.75 7.4 10.1 0.6 1.0 0.40 θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT370-1 MO-118 99-12-27 03-02-19 Fig 10. Package outline SOT370-1 (SSOP48) Product data sheet Rev. 5 9 July 2012 12 of 17

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm SOT362-1 D E A X y c H E v M A Z 48 25 Q A 2 A 1 (A ) 3 A pin 1 index 1 24 detail X L p L θ e bp w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions). A UNIT A 1 A 2 A 3 b p c D (1) E (2) e H E L L p Q v w y Z max. 0.15 1.05 0.28 0.2 12.6 6.2 8.3 0.8 0.50 0.8 mm 1.2 0.25 0.5 1 0.25 0.08 0.1 0.05 0.85 0.17 0.1 12.4 6.0 7.9 0.4 0.35 0.4 θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT362-1 MO-153 99-12-27 03-02-19 Fig 11. Package outline SOT362-1 (TSSOP48) Product data sheet Rev. 5 9 July 2012 13 of 17

14. Abbreviations Table 10. Acronym CMOS DUT ESD HBM MM TTL Abbreviations Description Complementary Metal-Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 15. Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes v.5 20120709 Product data sheet - v.4 Modifications: Table 8 corrected (errata). v.4 20111117 Product data sheet - v.3 Modifications: Legal pages updated. v.3 20100427 Product data sheet - v.2 v.2 19980618 Product specification - v.1 Product data sheet Rev. 5 9 July 2012 14 of 17

16. Legal information 16.1 Data sheet status Document status [1] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 16.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 16.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Product data sheet Rev. 5 9 July 2012 15 of 17

Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia s warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia s specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia s standard warranty and Nexperia s product specifications. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 16.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 17. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Product data sheet Rev. 5 9 July 2012 16 of 17

18. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 2 4 Functional diagram...................... 2 5 Pinning information...................... 4 5.1 Pinning............................... 4 5.2 Pin description......................... 5 6 Functional description................... 5 6.1 Function table.......................... 5 7 Limiting values.......................... 6 8 Recommended operating conditions........ 6 9 Static characteristics..................... 7 10 Dynamic characteristics.................. 8 11 Waveforms............................ 10 12 Test information........................ 11 13 Package outline........................ 12 14 Abbreviations.......................... 14 15 Revision history........................ 14 16 Legal information....................... 15 16.1 Data sheet status...................... 15 16.2 Definitions............................ 15 16.3 Disclaimers........................... 15 16.4 Trademarks........................... 16 17 Contact information..................... 16 18 Contents.............................. 17 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 09 July 2012