OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices

Similar documents
Performance Analysis of Ultra-Scaled InAs HEMTs

Towards Atomistic Simulations of the Electro-Thermal Properties of Nanowire Transistors Mathieu Luisier and Reto Rhyner

Ultra-Scaled InAs HEMTs

Electronic structure and transport in silicon nanostructures with non-ideal bonding environments

A Study of Temperature-Dependent Properties of N-type Delta-Doped Si Band-Structures in Equilibrium

Atomistic simulation of nanowires in the sp3d5s* tight-binding formalism: From boundary conditions to strain calculations

Non-equilibrium Green's function (NEGF) simulation of metallic carbon nanotubes including vacancy defects

Simple Theory of the Ballistic Nanotransistor

Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs

Energy dispersion relations for holes inn silicon quantum wells and quantum wires

Electrostatics of Nanowire Transistors

Performance Comparisons of III-V and strained-si in Planar FETs and Non-planar FinFETs at Ultrashort Gate Length (12nm)

Analysis of InAs Vertical and Lateral Band-to-Band Tunneling. Transistors: Leveraging Vertical Tunneling for Improved Performance

Bandstructure Effects in Silicon Nanowire Electron Transport

Performance Analysis of 60-nm Gate-Length III-V InGaAs HEMTs: Simulations Versus Experiments

Million Atom Electronic Structure and Device Calculations on Peta-Scale Computers

A Numerical Study of Scaling Issues for Schottky Barrier Carbon Nanotube Transistors

Achieving a higher performance in bilayer graphene FET Strain Engineering

On the Validity of the Parabolic Effective-Mass Approximation for the I-V Calculation of Silicon Nanowire Transistors

arxiv: v2 [cond-mat.mes-hall] 27 Dec 2017

Numerical Strategies Towards Peta-Scale Simulations of Nanoelectronics Devices

Atomistic simulation of transport phenomena in nanoelectronic devices

Available online at ScienceDirect. Procedia Materials Science 11 (2015 )

Lecture 35: Introduction to Quantum Transport in Devices

Lecture 9. Strained-Si Technology I: Device Physics

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

A Theoretical Investigation of Surface Roughness Scattering in Silicon Nanowire Transistors

This is the author s final accepted version.

Non-equilibrium Green s functions: Rough interfaces in THz quantum cascade lasers

Atomistic Modeling of Realistically Extended Semiconductor Devices with NEMO and OMEN

THE continuous scaling of transistor dimensions over more

Accurate Six-Band Nearest-Neighbor Tight- Binding Model for the π-bands of Bulk Graphene and Graphene Nanoribbons

CARRIER TRANSPORT IN ULTRA-SCALED DEVICES. A Thesis. Submitted to the Faculty. Purdue University. Kaushik Balamukundhan. In Partial Fulfillment of the

A Multi-level parallel simulation approach to electron transport in nano-scale transistors

New Tools for the Direct Characterisation of FinFETS

A Tight-Binding Study of the Ballistic Injection Velocity for Ultrathin-Body SOI MOSFETs

2 Notice that Eq. (2) is inspired by the contact self-energies of the non-equilibrium Green s function (NEGF) method [12]. The inversion in Eq. (2) re

Subband engineering for p-type silicon ultra-thin layers for increased carrier velocities: An atomistic analysis. Abstract

Nanoelectronics. Topics

Evaluation of Electronic Characteristics of Double Gate Graphene Nanoribbon Field Effect Transistor for Wide Range of Temperatures

Surfaces, Interfaces, and Layered Devices

Engineering interband tunneling in nanowires with diamond cubic or zincblende crystalline structure based on atomistic modeling

Effect of the High-k Dielectric/Semiconductor Interface on Electronic Properties in Ultra-thin Channels

III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis

Simulation of Schottky Barrier MOSFET s with a Coupled Quantum Injection/Monte Carlo Technique

Understanding the effect of n-type and p-type doping in the channel of graphene nanoribbon transistor

GaAs and InGaAs Single Electron Hex. Title. Author(s) Kasai, Seiya; Hasegawa, Hideki. Citation 13(2-4): Issue Date DOI

Imaginary Band Structure and Its Role in Calculating Transmission Probability in Semiconductors

Ballistic Graphene Nanoribbon MOSFETs: a full quantum real-space simualtion study

Low Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors

ELEC 4700 Assignment #2

Indium arsenide quantum wire trigate metal oxide semiconductor field effect transistor

A Computational Model of NBTI and Hot Carrier Injection Time-Exponents for MOSFET Reliability

Glasgow eprints Service

Computational Model of Edge Effects in Graphene Nanoribbon Transistors

ADVANCED BOUNDARY CONDITION METHOD IN QUANTUM TRANSPORT AND ITS APPLICATION IN NANODEVICES. A Dissertation. Submitted to the Faculty

High-Performance Complementary III-V Tunnel FETs with Strain Engineering

Microsystems Technology Laboratories, MIT. Teledyne Scientific Company (TSC)

Large Scale Simulations of Nanoelectronic devices with NEMO3-D on the Teragrid

ECE 305: Fall MOSFET Energy Bands

Chapter 3 Properties of Nanostructures

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)

Dissipative Transport in Rough Edge Graphene Nanoribbon. Tunnel Transistors

Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport

Three-Dimensional Electrostatic Effects of Carbon Nanotube Transistors

Quantum and Non-local Transport Models in Crosslight Device Simulators. Copyright 2008 Crosslight Software Inc.

Electrostatics of nanowire transistors

High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs

Simulating quantum transport in nanoscale MOSFETs: Ballistic hole transport, subband engineering and boundary conditions

Fundamentals of Nanoelectronics: Basic Concepts

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.

Electro-Thermal Transport in Silicon and Carbon Nanotube Devices E. Pop, D. Mann, J. Rowlette, K. Goodson and H. Dai

Tunnel-FET: bridging the gap between prediction and experiment through calibration

Diameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors I. Khan, O. Morshed and S. M.

Classification of Solids

Capacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 58, NO. 7, JULY

Purdue e-pubs. Purdue University. Neophytos Neophytou Technical University of Vienna, Austria

A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model

Device Performance Analysis of Graphene Nanoribbon Field-Effect Transistor with Rare- Earth Oxide (La 2 O 3 ) Based High-k Gate Dielectric

Screening in Ultrashort (5 nm) Channel MoS2 Transistors: A Full-Band Quantum Transport Study

Gate Carrier Injection and NC-Non- Volatile Memories

A Physically Based Analytical Model to Predict Quantized Eigen Energies and Wave Functions Incorporating Penetration Effect

Lecture 20: Semiconductor Structures Kittel Ch 17, p , extra material in the class notes

Carbon-Based Electronics: Will there be a carbon age to follow the silicon age? Jeffrey Bokor EECS Department UC Berkeley

EECS130 Integrated Circuit Devices

NOVEL STRUCTURES FOR CARBON NANOTUBE FIELD EFFECT TRANSISTORS

IBM Research Report. Quantum-Based Simulation Analysis of Scaling in Ultra-Thin Body Device Structures

Lecture 3: Heterostructures, Quasielectric Fields, and Quantum Structures

Review of Semiconductor Physics. Lecture 3 4 Dr. Tayab Din Memon

Challenges in the introduction of Band to Band tunneling in semiclassical models for Tunnel-FETs. DIEGM - University of Udine, IU.

Quantum Phenomena & Nanotechnology (4B5)

MOS Transistor I-V Characteristics and Parasitics

Impact of Silicon Wafer Orientation on the Performance of Metal Source/Drain MOSFET in Nanoscale Regime: a Numerical Study

3-month progress Report

Device Simulation of SWNT-FETs

CMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost!

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

Transcription:

Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 8-18-28 OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices Mathieu Luisier Purdue University - Main Campus Gerhard Klimeck Purdue University - Main Campus, gekco@purdue.edu Follow this and additional works at: http://docs.lib.purdue.edu/nanodocs Luisier, Mathieu and Klimeck, Gerhard, "OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices" (28). Other Nanotechnology Publications. Paper 142. http://docs.lib.purdue.edu/nanodocs/142 This document has been made available through Purdue e-pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for additional information.

OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices M. Luisier and G. Klimeck Network for Computational Nanotechnology, Purdue University, West Lafayette, IN 4797, USA E-mail: mluisier@purdue.edu Abstract The technology computer aided design of nanometer-scaled semiconductor devices requires appropriate quantum-mechanical models that capture the atomic granularity of the simulation domain. The recently developed nanodevice simulator OMEN fulfills this condition. It is able to treat two- and three-dimensional transistor structures in a full-band framework using the semi-empirical sp 3 d 5 s tight-binding model. In this formalism each atom of the device is represented by a set of ten orbitals leading to multi-band and open-boundary Schrödinger equations that have to be solved thousands of times. To improve its computational efficiency OMEN has four levels of parallelism that make it run on the largest available supercomputers. I. INTRODUCTION Within the next five to ten years the semiconductor industry will face the greatest challenge in its history. The conventional planar bulk MOSFETs will reach their physical and technical limit and the continuation of Moore s law will depend on novel and original device structures. For example the feasibility of silicon-on-insulator ultra-thin-body (UTB) and multi-gate nanowire (NW) field-effect transistors (FETS) has already been demonstrated by several groups [1], [2], [3]. Modeling such devices requires approaches beyond the classical drift-diffusion and effective mass approximations. The treatment of strong quantization effects as well as the atomic granularity and dimensions of ultra-scaled transistors is demanding state-of-the art physical models. For that purpose we have developed OMEN [4], [6], [7] the first atomistic and full-band quantum transport simulator designed for post- CMOS transistors like UTB and NW FETs that can treat realistically extended and gated devices. A brief summary of its simulation capabilities is presented in this paper. II. METHOD OMEN is a two- and three-dimensional Schrödinger- Poisson solver based on the sp 3 d 5 s semi-empirical tightbinding method [8]. This bandstructure model has been chosen for (i) its ability to reproduce the principal bulk characteristics of electrons and holes, (ii) its straight-forward extension to nanostructures, and (iii) its atomic description of the simulation domain. Carrier and current densities are obtained by injecting electrons and holes at different momentum and energies into the device and by solving the resulting system of equations in the Wave Function (WF) or in the Nonequilibrium Green s Function (NEGF) formalism [4]. The treatment of the open-boundary conditions (OBCs) deserves a special attention since their calculation can generate most of the computational burden if standard techniques such as iterative solvers or generalized eigenvalue problems are used. In OMEN the OBCs are obtained from a shift-and-invert procedure resulting in a normal eigenvalue problem which is at least one order of magnitude faster than the usual approaches [5]. The WF and the NEGF formalisms give the density-ofstates (DOS) and the transmission probability (TE) from one contact of the device to the other(s) as function of the injected momentum and energy. The carrier and current densities are calculated by integrating the DOS and TE, respectively and they are self-consistently coupled to the solution of a 2D or 3D Poisson equation. For that purpose a finite-element grid is constructed and the electron and hole charges coming from the tight-binding calculation are represented by delta-functions placed on node positions. The core operation of OMEN is the calculation of the openboundary conditions and of the carrier and current densities using either NEGF or WF. This is repeated for each energy, momentum, self-consistent Poisson iteration, and bias point. In a typical 2D UTB simulation N E =5 to 2 energy points and N k =1 to 2 momentum points have to be included for each Poisson iteration and bias point to get accurate results. In other words the Schrödinger equation has to be solved at least 5 times per bias point. Even if this can be achieved in a couple of seconds the calculation of one single bias point without self-consistency will take hours on a single processor. However, more and more researchers have access to clusters composed of hundreds of processors. To benefit from this resources the computation of the bias points, the energy and momentum integrations, and the spatial decomposition of the simulation domain have been parallelized so that a single simulation can run on a number of processors N CP U comprised between O(1 3 ) and O(1 4 ) with an almost perfect speed-up factor of N CP U. III. RESULTS Typical device structures that OMEN can handle are shown in Fig. 1 and comprise nanowire field-effect transistors with any cross section shape (square, circular, triangular, hexagonal, ), gate architecture (all-around, single, double, or triple), and transport direction (<1>, <11>,, <112>, ) as well as ultra-thin-body FETs with single- or doublegate and any configuration of surface orientation and transport

G A T E (1) <1> (111) (112) S O U R C E Source Gate Drain (11) <112> Fig. 1. Schematic view of a circular gate-all-around nanowire (left) and of two double-gate (right) field-effect transistors (FETs) with different transport directions <> and surface orientations (). The nanowire and the ultra-thin-body are surrounded by oxide layers of thickness t ox that isolate them from the metallic gate contacts. The dots represent atoms that are colored according to the carrier distribution. Red atoms depict a high carrier density, blue atoms a low density. direction. All the channel atoms are represented in the tightbinding formalism. The oxide layers surrounding the channel do not participate to the transport calculation due to a poor parametrization of the material and an insufficient knowledge of their coupling to the semiconductor. The oxide layers are modeled in the Poisson equation as perfect insulators characterized by their relative permittivity ɛ r and an infinite band gap. Hence, the electrons are confined in the channel and do not penetrate into the oxide as illustrated in Fig. 1. Different semiconductor materials have been parametrized, among them Si, Ge, GaAs, InAs, AlAs, or SiGe. Ternary alloy semiconductors like InGaAs and AlGaAs are treated either as virtual crystals or as atomistically and randomly disordered entities [9]. The parameters are obtained by fitting the band gaps and effective masses of the bulk bandstructure at points of high symmetry. These semi-empirical parameters are assumed unchanged for nanostructures where the surface atoms are passivated. Current characteristics and internal quantities such as the transmission coefficient, the density-of-states, the carrier density, and the electrostatic potential can be investigated for n- and p-doped transistors. For example in Fig. 2 the logarithmic and ballistic transfer characteristics I d V gs of n-doped gate-all-around nanowire transistors with a diameter d=4 nm and a gate length L g =1 nm are compared for transport along different crystal axis. Similarly in Fig. 3 the ballistic transfer characteristics of n-doped and p-doped double-gate UTB FETS are shown. The six devices have the same dimensions and surface orientation (1), but different transport directions (<1>, <11>, and ). Such comparisons are straight-forward in a full-band model, but require lot of approximations in effective-mass-like approaches. OMEN offers a good insight into the internal quantities of the simulated devices as illustrated in Fig. 4 and 5. The maximum value of the drain current in Fig. 2 depends on the transport direction. To understand this behavior the corresponding transmission coefficients from the source to the drain contact in Fig. 4 can be investigated. It is observed that the first current channels open for the nanowire with transport along <11>. It is followed by the <1> nanowire that counts two times more channels. The two effects (energy turn-on and number of channels) more or less compensate each other so that the <11> and <1> currents are about the same. Another important transistor characteristics is its subthreshold swing or the amount of gate voltage change necessary to increase (or decrease) the drain current by one order of magnitude. This information is directly related to the quality of the control one has over the potential barrier induced by the gate contact. Fig. 5 shows the variation of the potential barrier height for two gate voltages and the resulting inversion charges in the channel for a p-doped UTB FET. Ideally a variation of the gate voltage of δv g would change the barrier height by q δv g where q is the elementary charge. The transport in OMEN is not restricted to its ballistic component, but elastic scattering like surface roughness [6] and alloy disorder [9] can be fully taken into account due to the atomic nature of the simulation domain. For a given device configuration one can study the most advantageous transport direction and surface orientation with respect to ON- and OFFcurrent, subthreshold swing, drain-induced barrier lowering, source-to-drain tunneling, transient time, and sensitivity to surface roughness.

1 2 1 1 <1> <11> 35 3 <1> <11> 1 25 I d (µa) 1 1 1 2 I d (µa/µm) 2 15 1 p FET n FET 1 3.4.6 5 1 4.1.2.3.4.5.6 Vg (V) 1.5.5 1 Vg (V) Fig. 2. Transfer characteristics I d V gs (V ds =.6 V) of n-doped Si gate-all-around nanowire FETs (diameter d=4 nm, gate length L g=1 nm) with transport along the <1>, the <11>, and the crystal axis. Fig. 3. Transfer characteristics I d V gs (V ds =±1. V) of n- (right) and p- (left) doped Si double-gate ultra-thin body (DG UTB) FETS (body thickness t Si =4.9 nm, gate length L g=22 nm) with (11) as surface orientation and transport along the <1>, the <11>, and the crystal axis. Transmission 3 25 2 15 1 5 <1> <11> Number of Holes.12.8.4 V gs =.4 V V gs = 1. V.4.4.8 Electrostatic Potential (ev) 1.2 1.3 1.4 1.5 1.6 1.7 1.8 E (ev) Fig. 4. Transmission coefficient through the same gate-all-around nanowire FETs as in Fig. 2 at V gs=v ds =.6 V. The energy reference E=. ev is the top of the bulk valence band. 5 1 15 2 25 3 35 4 1.2 x (nm) Fig. 5. Number of holes (solid lines) and inverse average electrostatic potential (dashed lines) along the transport direction of the <11>/(11) DG UTB simulated in Fig. 3. Results were obtained at V ds =-1. V. The multi-level parallel implementation of OMEN and the optimization of its numerical algorithm make the simulation of NW with a cross section up to 22 nm 2 and UTB with a body thickness up to 1 nm and a gate length of L g =4 nm possible. For a realistic UTB structure designed according to the 22 nm technology node specifications an almost ideal scaling of the simulation walltime up to 32768 processors can be demonstrated [1]. In Fig. 6 the walltime measured for the simulation of a circular nanowire FET (green curve with triangle, diameter d=3nm, gate length L g =15 nm) and a double-gate UTB FET (blue curve with crosses, body thickness t body =4.9 nm, gate length L g =22 nm) are reported as function of the number of processors used. The dashed line indicates the ideal scaling slope. IV. CONCLUSION At the moment no other full-band and atomistic quantum transport simulator offers such physical capabilities, computational efficiency, and support in developing nanotransistors as OMEN. Gate leakage currents, surface reconfiguration, discrete doping atoms, and dissipative electron-phonon scattering are planned for future extensions. ACKNOWLEDGMENT This work was partially supported by NSF grant EEC- 22839 that funds the Network for Computational Nanotechnology, by NSF PetaApps grant number 74914, and by NSF through TeraGrid resources provided by TACC. nanohub.org computer resources were also used.

Walltime (s) 1 5 1 4 1 3 1 2 Ideal Scaling UTB: Dom. Decomp. on 2 Cores NW: Dom. Decomp. on 2 Cores 1 1 16 64 256 124 496 16384 Number of Cores Fig. 6. OMEN scaling performance for the computation of the transfer characteristics I d V gs of a UTB (same structure as in Fig. 3, blue curve with crosses) and a circular nanowire (diameter of 3 nm, green curve with triangles) field-effect transistor. The four levels of parallelism of OMEN are turned on for the UTB case (8 bias points, 16 momentum points, about 14 energy points, and domain decomposition on 2 cores). The nanowire simulation requires three levels of parallelism (16 bias points, no momentum, about 54 energy points, and domain decomposition on 2 processors). REFERENCES [1] Y. Cui, L. J. Lauhon, M. S. Gudiksen, J. Wang, and C. M. Lieber, Diameter-controlled synthesis of single-crystal silicon nanowires, Appl. Phys. Lett. vol. 78, 2214, 21. [2] S. D. Suk et al., Investigation of nanowire size dependency on TSNWFET, IEDM Tech. Dig. 27, pp. 891-894, 27. [3] B. Doris et al., Extreme scaling with ultra-thin Si channel MOSFETs, IEDM Tech. Dig. 22, pp. 267-27, 22. [4] M. Luisier, G. Klimeck, A. Schenk, and W. Fichtner, Atomistic Simulation of Nanowires in the sp 3 d 5 s Tight-Binding Formalism: from Boundary Conditions to Strain Calculations, Phys. Rev. B, vol. 74, 25323, 26. [5] M. Luisier and A. Schenk, Atomistic Simulation of Nanowire Transistors, J. of Comp. and Theoretical Nanoscience, vol. 5, pp. 131-145, 28. [6] M. Luisier, A. Schenk, and W. Fichtner, Three-Dimensional Full-Band Simulations of Si Nanowire Transistors, IEDM Tech. Dig. 26, pp. 811-814, 26. [7] M. Luisier, A. Schenk, and W. Fichtner, Full-band atomistic study of source-to-drain tunneling in Si nanowire transistors, Proc. of Int. Conf. on Simulation of Semiconductor Processes and Devices (SIS- PAD), pp. 221-224, 27. [8] T. B. Boykin, G. Klimeck, and F. Oyafuso, Valence band effective-mass expressions in the sp 3 d 5 s empirical tight-binding model applied to a Si and Ge parametrization, Phys. Rev. B, vol. 69, 11521, 24. [9] T. B. Boykin, M. Luisier, A. Schenk, N. Kharche, and G. Klimeck, The electronic structure and transmission characteristics of disordered AlGaAs nanowires, IEEE Trans. on Nanotech. vol. 6, pp. 43-47 27. [1] M. Luisier and G. Klimeck, A multi-level parallel approach to the quantum mechanical simulation of nanoelectronic devices, unpublished.