Advanced Compact Models for MOSFETs

Similar documents
The PSP compact MOSFET model An update

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

The Devices: MOS Transistors

FIELD-EFFECT TRANSISTORS

SOI/SOTB Compact Models

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

RFIC2017 MO2B-2. A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits

MOSFET Capacitance Model

MOSFET Physics: The Long Channel Approximation

EKV MOS Transistor Modelling & RF Application

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Analysis of Transconductances in Deep Submicron CMOS with EKV 3.0

Lecture 11: MOSFET Modeling

Device Models (PN Diode, MOSFET )

MOS Transistor I-V Characteristics and Parasitics

MOSFET: Introduction

Practice 3: Semiconductors

Chapter 5 MOSFET Theory for Submicron Technology

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Device Models (PN Diode, MOSFET )

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

ECE 342 Electronic Circuits. 3. MOS Transistors

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

A Multi-Gate CMOS Compact Model BSIMMG

Lecture 4: CMOS Transistor Theory

Virtual Device Simulation. Virtual Process Integration

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

Complete Surface-Potential Modeling Approach Implemented in the HiSIM Compact Model Family for Any MOSFET Type

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Integrated Circuits & Systems

ECE321 Electronics I

Lecture 11: MOS Transistor

VLSI Design and Simulation

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

Physical Background of MOS Model 11

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

EE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania

ECE-305: Fall 2017 MOS Capacitors and Transistors

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 -

Unified Compact Model for Generic Double-Gate

Electronic Devices and Circuits Lecture 15 - Digital Circuits: Inverter Basics - Outline Announcements. = total current; I D

The HV-EKV MOSFET Model

Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport

Lecture 04 Review of MOSFET

ECE 546 Lecture 10 MOS Transistors

EE 560 MOS TRANSISTOR THEORY

MOS CAPACITOR AND MOSFET

Lecture 3: CMOS Transistor Theory

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

Lecture 12: MOS Capacitors, transistors. Context

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Lecture 12: MOSFET Devices

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Introduction to compact modeling. Sivakumar Mudanai Intel Corp.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Typical example of the FET: MEtal Semiconductor FET (MESFET)

Compact Modeling of Ultra Deep Submicron CMOS Devices

Introduction and Background

EE5311- Digital IC Design

ECE 497 JS Lecture - 12 Device Technologies

Microelectronics Part 1: Main CMOS circuits design rules

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

MOS Transistor Properties Review

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EE105 - Fall 2005 Microelectronic Devices and Circuits

EKV Modelling of MOS Varactors and LC Tank Oscillator Design

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EE105 - Fall 2006 Microelectronic Devices and Circuits

nmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well.

MIXDES 2001 Zakopane, POLAND June 2001

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Analytical Results for the I-V Characteristics of a Fully Depleted SOI-MOSFET

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

The Devices. Devices

ECE-305: Spring 2016 MOSFET IV

Physics-based compact model for ultimate FinFETs

The Gradual Channel Approximation for the MOSFET:

Section 12: Intro to Devices

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

ECE 305: Fall MOSFET Energy Bands

Chapter 4 Field-Effect Transistors

Class 05: Device Physics II

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

Self-heat Modeling of Multi-finger n-mosfets for RF-CMOS Applications

Long Channel MOS Transistors

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

Effects of Scaling on Modeling of Analog RF MOS Devices

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Transcription:

Advanced Compact Models for MOSFETs Christian Enz, Carlos Galup-Montoro, Gennady Gildenblat, Chenming Hu, Ronald van Langevelde, Mitiko Miura-Mattausch, Rafael Rios, Chih-Tang (Tom) Sah Josef Watts (editor) Colin McAndrew (presenter)

Outline Simulation Needs Approaches to MOSFET Compact Modeling Charge-Based Models ACM EKV BSIM5 Surface-Potential Based Models Source-side only HiSIM MM11 SP Slide 2

MOSFET Modeling Needs Accurate representation of standard DC and AC (g ij and C ij ) and S-parameter characteristics NQS effects noise (including induced correlated gate noise) statistics Over bias geometry (all layout configurations, including parasitics and substrate connections, proximity effects, short- and narrow-channel effects) temperature (potentially including self-heating) device types (bulk, SOI, MG, LDMOS, ) Key circuit metrics standard FoMs: speed, leakage, f T, power, etc. RF FoMs: phase noise/ber, linearity/im 3, NF min, etc. Slide 3

MOSFET Modeling Needs but all of these need to be based on a core model formulation Slide 4

Basic MOSFET Operation 2-dimensional problem gate y=0 y=l source bulk x (backgate) drain Slide 5

Basic MOSFET Operation 2-dimensional problem Approached by separating into 2 1-dimensional problems vertical 1-D field electrostatics control conduction charge gate source + + + + + + + + + bulk drain + - Slide 6

Basic MOSFET Operation 2-dimensional problem Approached by separating into 2 1-dimensional problems vertical 1-D field electrostatics control conduction charge gate source + + + + + + + + + bulk drain + - Slide 7 1-d electrostatics

Basic MOSFET Operation 2-dimensional problem Approached by separating into 2 1-dimensional problems vertical 1-D field electrostatics control conduction charge gate source + + + + + + + + + bulk drain + - Slide 8 1-d electrostatics ignore complex stuff here!

Basic MOSFET Operation 2-dimensional problem Approached by separating into 2 1-dimensional problems vertical 1-D field electrostatics control conduction charge longitudinal 1-D field controls current flow gate source + + + + + + + + + bulk drain + - + - Slide 9

Pao-Sah Model The Golden Reference I ( y) = W = q µ J ( x, φ e y y) W dx n( x, y) dx assume I is independent of y, integrate along channel I ds = V db qµ W n( x, y) L V sb ψ ψ s bulk ψ x d ψ dv Slide 10

Pao-Sah Model The Golden Reference Electrostatics: E 2 2 qn ε (2ϕ + ) s = + e F V cb ϕ t ( ψ ϕ ) ϕ t t e 1 + ψ ( ( ψ ϕ ) ) ϕ e t 1 ψ t I ds = q µ NW L V V db sb ψ ψ s bulk e ( ψ 2ϕ F E( ψ V ) ) ϕ t d ψ dv Slide 11

Charge-Sheet Model (CSM) Formulation Inversion charge density Q i is basic variable Leads to implicit equation for the surface potential ψ s a function of gate bias and quasi-fermi level splitting V Current is then derived from I ds W = L µ ψ ψ sl s0 ( ' ) V Qi ( ψ s ) dψ s ψ s Slide 12

MOSFET Models Historically the Pao-Sah and CSM formulations were considered too computationally burdensome The solution adopted was the threshold voltage based MOSFET model formulation early models were piecewise formulations, with separate equations used to model different regions of operation later models used mathematical techniques to make the models single-piece and a single set of model equations was applicable to all regions of operation not discussed: table models, tanh models Advanced MOSFET models being developed today charge based models surface potential based models Slide 13

Other Issues Complex doping profiles Short and narrow channel effects Accurate mobility modeling Polysilicon depletion Quantum effects Velocity saturation and drain saturation voltage Operation in accumulation Parasitics Gate and substrate currents Device structure (SOI, MG, ) Only core model formulation will be reviewed here Slide 14

Charge Based Models Initial formulation in terms of charges by Maher and Mead, 1987 Charge expression (for HFETs) and current formulation (for MOSFETs) from Shur s group, 1990 & 1991 EKV model July 1995 ACM model November 1995 Gummel 2001 UCB group (genesis of BSIM5) 2003 Slide 15

ACM ACM = Advanced Compact MOSFET model Development began in late 1980 s Driving need was for MOS varactors, then developed for MOSFETs Pinch-off voltage and charge density Q Q Slide 16 ' ip ' ' ip Qi ' OX nc = nc + ϕ ' OX t ϕ ln t, Q Q ' i ' ip dq = ' i V 1 ' nc p OX V cb ϕ Q t ' i = dv cb

ACM 0% -1% -2% Error -3% -4% -5% Charge-Sheet UCCM UCCM+ -6% 0.0 0.5 1.0 1.5 2.0 Vgb (V) Slide 17

EKV Introduction Driven by needs of very low power analog design Weak and moderate inversion very important conventional models unphysical in this region, depend only on the numerical tricks used to make the models continuous Symmetric formulation Initial emphasis was g m /I d, did use linearized inversion charge Later moved to physical formulation, like Maher, that unifies weak to strong inversion Conductance and capacitance coefficients follow simply from modeled charges Slide 18

EKV Foundations Basic relation Inversion charge linearization gives direct relation to surface potential Direct link from charge based to surface potential based models Drain current given by Slide 19 I ψ I ds s spec = i V p Vsb = 2qs + ln( qs = ϕ ϕ V + 2 + m ( Q ) f p i r = F ( 2 ) ( 2 ) q + q q + q s = i s t d = f i r I d spec ) ' i = nc OX W 2 2nµ COX ϕt L

EKV g m /I d Characteristics g m ϕ t / I d [-] 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 L = 70 nm V ds = 1.5 V measured EKV Slide 20 0.0 10 8 10 7 10 6 10 5 10 4 10 3 10 2 I D [A]

BSIM5 Single set of equations used to calculate charges in all regions of operation continuous and symmetric Inversion charge density solution ln q i n + q i n Drain current I ds = V gb n V ϕ t FB ϕ B V ϕ cb t n ln µ C OXW 2 qs qd = ϕt + q s qd L 2n 2 2 n n 1 Slide 21

BSIM5 1x10-6 N a =1x10 16 Q in 1x10-7 1x10-8 1x10-9 1x10-10 1x10 17 1x10 18 Pao-Sah Charge-sheet BSIM5 T ox =20A 0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 V gs [ V ] Slide 22

Surface Potential Based Models Origin is generally considered to be Brews (1978) HiSIM 1989 (DC), 1994 (AC) MISNAN in 1991 DEC source-side model 1995 MM11 1998 SP 1998 Slide 23

Source-Side Model Developed for DEC s Alpha chip design Only requires solution for ψ s at the source q q g b = C = ± γ OX ψ ( Vgb VFB ψ s ) s + ϕ t ψ ( e 1) q b is linearized w.r.t. source and drain end points preserves source/drain symmetry Drain saturation corrected to maintain correct behavior s ϕ t for small V ds V dsx = g m 1 0 Vds ( 1+ ( g0vds Vdsat ) ) m Slide 24

Source-Side Model Slide 25 q i / C ox (V) 1.E+00 1.E-01 1.E-02 1.E-03 1.E-04 1.E-05 1.E-06 1.E-07 1.E-08 1.E-09 1.E-10 1.E-11 1.E-12 V th Numerical Eq. (4) Eq. b(5) Eq. (6) -0.5 0.0 0.5 1.0 V gb (V) q b qb q ~ ~ ψ s ψ + ϕ ~ ψ + ϕ ( e s t 1) s t s ψ t ϕ

HiSIM Development began in late 1980 s Iterative solution for ψ s accurate solution needed for conductance and capacitance Physical handling of lateral doping profiles (halo) Consistent, simple formulation with a small number of physical parameters GCA plus lateral field gradient are maintained in intrinsic device self-consistent solution maintained from pinch-off point to drain Simulation time comparable with BSIM3v3 Slide 26

HiSIM Slide 27

MM11 Development started in 1994, emphasis was analog and RF modeling mobility model targeted distortion accurate noise modeling proper symmetry of course, it works for digital too! Model structure includes local (miniset, per geometry) and global (maxiset, over geometry) parameters some parameters are common to both sets simplifies parameter extraction and geometry modeling Linearization is done around mid-point potential, 0.5(ψ s0 +ψ sl ) Original non-iterative ψ s solution, iterative procedure used since MM1102 Slide 28

MM11 Slide 29

SP Accurate non-iterative solution for ψ s extreme accuracy required for accurate modeling of conductance and capacitance coefficients modified form also applicable for overlap capacitance modeling Symmetric linearization gave very compact, highly accurate modeling equations substantially simpler than classic CSM expressions linearization is about mid-point potential, 0.5(ψ s0 +ψ sl ) Velocity saturation model used has no singularity at V ds =0 so symmetry is preserved Many bias and geometry dependent effects implemented via lateral gradient factor Spline-collocation-based NQS model Slide 30

SP Normalized Transcapacitances 0.9 Linearized CSM Original CSM 0.6 0.3 0.0 C gg C sg C dg Cbg -1 0 1 2 3 4 V gs (V) Slide 31