Exam for Physics 4051, October 31, 2008

Similar documents
Combinational Logic. By : Ali Mustafa

Chapter 7 Logic Circuits

Sample Test Paper - I

Philadelphia University Student Name: Student Number:

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

DE58/DC58 LOGIC DESIGN DEC 2014

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Design of Sequential Circuits

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Schedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date.

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

Synchronous Sequential Circuit Design. Digital Computer Design

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

ELCT201: DIGITAL LOGIC DESIGN

Gates and Flip-Flops

Chapter 5 Synchronous Sequential Logic

Digital Electronics Final Examination. Part A

Fundamentals of Digital Design

Digital Circuits ECS 371

Boolean algebra. Examples of these individual laws of Boolean, rules and theorems for Boolean algebra are given in the following table.

CHW 261: Logic Design

10/12/2016. An FSM with No Inputs Moves from State to State. ECE 120: Introduction to Computing. Eventually, the States Form a Loop

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

Layout of 7400-series Chips Commonly Used in. CDA 3101: Introduction to Computer Hardware and Organization

Philadelphia University Student Name: Student Number:

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Introduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010

Experiment 7: Magnitude comparators

PAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS:

Digital Electronic Meters

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Digital Logic (2) Boolean Algebra

Chapter 3 Combinational Logic Design

ECE 341. Lecture # 3

Digital Fundamentals

PGT104 Digital Electronics. PGT104 Digital Electronics

Lecture 10: Synchronous Sequential Circuits Design

Digital Electronics. Part A

Roger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill

CPE100: Digital Logic Design I

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

Hakim Weatherspoon CS 3410 Computer Science Cornell University

The Design Procedure. Output Equation Determination - Derive output equations from the state table

Counters. We ll look at different kinds of counters and discuss how to build them

CSC9R6 Computer Design. Practical Digital Logic

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

Synchronous Sequential Logic

Shift Register Counters

CSCI 2150 Intro to State Machines

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3

SAU1A FUNDAMENTALS OF DIGITAL COMPUTERS

Chapter 7. Sequential Circuits Registers, Counters, RAM

Z = F(X) Combinational circuit. A combinational circuit can be specified either by a truth table. Truth Table

Time Allowed 3:00 hrs. April, pages

of Digital Electronics

Digital Fundamentals

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES

DIGITAL LOGIC CIRCUITS

Numbers and Arithmetic

Philadelphia University Faculty of Engineering

04. What is the Mod number of the counter circuit shown below? Assume initially reset.

CHAPTER 7. Exercises 17/ / /2 2 0

LOGIC GATES. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Cs302 Quiz for MID TERM Exam Solved

COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

UNIVERSITY OF WISCONSIN MADISON

6 Synchronous State Machine Design

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

BER KELEY D AV IS IR VINE LOS AN GELES RIVERS IDE SAN D IEGO S AN FRANCISCO

Carry Look Ahead Adders

DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN

COE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS

ELCT201: DIGITAL LOGIC DESIGN

Digital Electronics Circuits 2017

UNSIGNED BINARY NUMBERS DIGITAL ELECTRONICS SYSTEM DESIGN WHAT ABOUT NEGATIVE NUMBERS? BINARY ADDITION 11/9/2018

Numbers and Arithmetic

EECS 270 Midterm Exam 2 Fall 2009

CMSC 313 Lecture 17. Focus Groups. Announcement: in-class lab Thu 10/30 Homework 3 Questions Circuits for Addition Midterm Exam returned

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

Lecture 17: Designing Sequential Systems Using Flip Flops

Sequential Circuits Sequential circuits combinational circuits state gate delay

Logic Gates - Introduction

Finite State Machine (FSM)

EE 209 Spiral 1 Exam Solutions Name:

EEE130 Digital Electronics I Lecture #4

CS61C : Machine Structures

11.1 As mentioned in Experiment 10, sequential logic circuits are a type of logic circuit where the output of

The University of Michigan Department of Electrical Engineering and Computer Science. EECS 270 Fall Practice Final Exam.

Digital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)

UNIT 8A Computer Circuitry: Layers of Abstraction. Boolean Logic & Truth Tables

XOR - XNOR Gates. The graphic symbol and truth table of XOR gate is shown in the figure.

Transcription:

Exam for Physics 45, October, 8 5 points - closed book - calculators allowed - show your work Problem : (6 Points) The 4 bit shift register circuit shown in Figure has been initialized to contain the following values at t = : Q =, Q =, Q =, Q =. (Note that the input D has permanently been set to.) a) List the values of Q, Q, Q and Q for the next clock cycles after t =. Also write down the decimal equivalent that Q, Q, Q and Q represent. t Q (MSB) Q Q Q (LSB) D Decimal 6 8 b) The definition of a right or left shift register depends on how the shift operation affects its numerical value. (It does not depend on how it is drawn on the page!) Identical to the decimal system, a right shift operation results in a division and a left shift operation results in a multiplication. Based on this information, is the shift register shown above a left shift or right shift register? Decimal equivalent of register is:, 6,, 8 (last value would be 4 but next higher bit dropped off ), i.e., it multiplies; therefore, it is a left shift register. c) Name two specific circuit applications where shift registers are used. Paralled to Serial or Serial to Parallel converters, random number generators, mathematical operations.

Problem ) (6 Points) Shown on the next page is a 7 segment display similar to the one used in the Frequency Counter lab. It consists of 7 bar-shaped LEDs labeled A through G. By turning the appropriate combination of the LEDs on and off, all numerals and some letters can be displayed. For example, to display the number all LEDs except G are turned on; for the number, only B and C are turned on, etc. (See the diagram on the next page on the right.) You will design part of the logic driver circuit for such a 7 segment display. Your driver must be able to display the numerals through (and including) 9. Each numeral is represented by its 4 bit binary number representation, n n n n with n representing the LSB and n the MSB. For example, the numeral 5 is represented by. a) Complete the truth table shown below for the remaining numerals and indicate the LED segments that have to be turned on, or off. INPUTS OUTPUTS n n n n A B C D E F G b) From your complete truth table, write down the Boolean Logic expression that resents the LED segment labeled E in terms of its inputs n, n, n and n. (You do not have to simplify this expression.) E = n n n n + n n n n + n n n n + n n n n

Not required but simplifying previous result yields: E = n n n n + n n n n + n n n n + n n n n = n n n ( n n n n + n n n = n ( n n + n n ) + n ) + n n n ( n + n ) = Problem ) (7 Points) A decade counter counts in binary from (decimal ) to, etc. up to (decimal 9) before it repeats this sequence. An incomplete circuit diagram of a synchronous decade up-counter with 4 D-type Flip-Flops is shown on the next page. Note that Q represents the LSB and Q the MSB. a) Write down the complete truth table for such a synchronous decade up-counter, i.e., show all the Q i outputs (i.e., Q, Q, Q and Q ) and the D i inputs (i.e., D, D, D and D ) which will produce the sequence specified previously. D i takes on one cycle prior what Q i will become. Since Q i is specified, D i is defined too. Dec. Q Q Q Q D D D D Value 4 5 6 7 8 9 b) Work out the Boolean logic for the D input in terms of Q, Q, Q and Q, i.e., find the appropriate Boolean logic expression to implement D ( Q, Q, Q, Q ). D = Q Q Q Q + Q Q Q Q

c) Draw the logic circuit for the D input (from part b) using standard or inputs logic gates such as AND, NAND, OR, NOR, NOT and XOR. d) Some counters have a roll-over output that goes HI when the counter output is. Such a feature is very useful because it can be employed as a clock input to another decade counter to form a decade ripple counter. How would you implement such a rollover output circuit that goes HI whenever the counter is? Draw the roll-over output circuit using standard or inputs logic gates such as AND, NAND, OR, NOR, NOT and XOR. Roll Overout = Q Q Q Q Problem 4) (6 Points) a) Use a Venn diagram to display an XOR function. Specifically show Q, where Q = A B In your diagram, clearly indicate and label A, B and Q. A B = AB + AB, then shaded area is XOR.

Show that the two Boolean Expressions below are true: b) A + AB = A + B A + AB = A + AB = A ( + B) + AB = A + AB + AB = A + B( A + A) = A + B = A + B c) AB + AB = A B AB + AB = AB + AB = AB AB = ( A + B) ( A + B) = ( A + B) ( A + B) = AA + AB + BA + BB = AB + AB = ( AB + AB) = A B You will receive full points if you use Boolean logic to prove it. If you are unable to do so, you can use a Venn diagram to prove it but you will loose half a point for each proof. If you are still unable to do it with a Venn diagram then you may use a complete truth table but you will loose point for each proof. Problem 5) ( Points) Which 6 th century English writer and poet was the first to use the following Boolean expression (in a slightly different form) in one of his plays: B + B...? Have a Happy Halloween!