EE 330 Lecture 31. Current Source Biasing Current Sources and Mirrors

Similar documents
EE 330 Lecture 33. Cascaded Amplifiers High-Gain Amplifiers Current Source Biasing

EE 330 Lecture 31. Basic Amplifier Analysis High-Gain Amplifiers Current Source Biasing (just introduction)

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

EE 435. Lecture 38. DAC Design Current Steering DACs Charge Redistribution DACs ADC Design

Biasing the CE Amplifier

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

EE 435. Lecture 22. Offset Voltages

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

EE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model

EE 435. Lecture 22. Offset Voltages Common Mode Feedback

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Chapter7. FET Biasing

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

Differential Amplifiers (Ch. 10)

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Lecture 11: J-FET and MOSFET

EE 435. Lecture 23. Common Mode Feedback Data Converters

EE 505. Lecture 11. Offset Voltages DAC Design

At point G V = = = = = = RB B B. IN RB f

Bipolar Junction Transistor (BJT) - Introduction

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

ELEN 610 Data Converters

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Chapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

Lecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

Lecture 18. Common Source Stage

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

6.012 Electronic Devices and Circuits Spring 2005

Circle the one best answer for each question. Five points per question.

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

JFET Operating Characteristics: V GS = 0 V 14. JFET Operating Characteristics: V GS = 0 V 15

Chapter 13 Small-Signal Modeling and Linear Amplification

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1

Chapter 6: Field-Effect Transistors

University of Toronto. Final Exam

ECEN 326 Electronic Circuits

VI. Transistor amplifiers: Biasing and Small Signal Model

Chapter 20. Current Mirrors. Basics. Cascoding. Biasing Circuits. Baker Ch. 20 Current Mirrors. Introduction to VLSI

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE 435. Lecture 10: Current Mirror Op Amps

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

Homework Assignment 09

6.012 Electronic Devices and Circuits

EE 330 Lecture 17. MOSFET Modeling CMOS Process Flow

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

EE 330 Lecture 25. Small Signal Modeling

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

ECE315 / ECE515 Lecture 11 Date:

SOME USEFUL NETWORK THEOREMS

Exact Analysis of a Common-Source MOSFET Amplifier

Transistor amplifiers: Biasing and Small Signal Model

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

EE 434 Lecture 33. Logic Design

Advanced Current Mirrors and Opamps

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

EE105 - Fall 2006 Microelectronic Devices and Circuits

13. Bipolar transistors

EE40 Lec 20. MOS Circuits

EE105 - Fall 2005 Microelectronic Devices and Circuits

Homework Assignment 08

CHAPTER 7 - CD COMPANION

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

FYSE400 ANALOG ELECTRONICS

EE 330 Lecture 31. Basic amplifier architectures. Common Emitter/Source Common Collector/Drain Common Base/Gate

EE105 Fall 2014 Microelectronic Devices and Circuits

BJT Biasing Cont. & Small Signal Model

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

EE C245 ME C218 Introduction to MEMS Design Fall 2011

ECE 546 Lecture 11 MOS Amplifiers

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

EE 505 Lecture 11. Statistical Circuit Modeling. R-string Example Offset Voltages

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

Stability and Frequency Compensation

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

Introduction and Background

ESE319 Introduction to Microelectronics. Output Stages

Lecture 090 Multiple Stage Frequency Response - I (1/17/02) Page 090-1

EE 435. Lecture 37. Parasitic Capacitances in MOS Devices. String DAC Parasitic Capacitances

Lecture 11: MOS Transistor

Electronic Circuits Summary

Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER

EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

Chapter 4 Field-Effect Transistors

Monolithic Microwave Integrated Circuits

4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

Lecture 12: MOSFET Devices

EE 508 Lecture 29. Integrator Design. Metrics for comparing integrators Current-Mode Integrators

BJT Biasing Cont. & Small Signal Model

figure shows a pnp transistor biased to operate in the active mode

EECS 105: FALL 06 FINAL

Transcription:

EE 330 Lecture 31 urrent Source Biasing urrent Sources and Mirrors

eview from Last Lecture Basic mplifier Gain Table DD DD DD DD in B E out in B E out E B BB in E out in B E E out in 2 D Q EE SS E/S /D B/G EwE/SwS MOS BJT MOS BJT MOS BJT MOS BJT -g EB m r π Q β t Q t 2 DQ m g m g +g E 2 + DQ E EB π E r +β β E Q E + Q E t t Q E 2 D Q 2 g EB DQ EB m -1 g m Q t Q t π EE - E r +β β t Q E E out 2 DQ EB -1 g m an use these equations only when circuit is EXTLY like that shown above!! Q t

B eview from Last Lecture Basic mplifier haracteristics Summary E/S in DD B E EE out Large noninverting gain Low input impedance Moderate (or high) output impedance Used more as current amplifier or, in conjunction with D/S to form two-stage cascode /D in DD B E out E SS Gain very close to +1 (little less) High input impedance for BJT (high for MOS) Low output impedance Widely used as a buffer B/G DD B BB E in out Large noninverting gain Low input impedance Moderate (or high) output impedance Used more as current amplifier or, in conjunction with D/S to form two-stage cascode EwE/ SwS in DD E E out easonably accurate but somewhat small gain (resistor ratio) High input impedance Moderate output impedance Used when more accurate gain is required EE

eview from Last Lecture High-gain BJT amplifier in B DD E EE out -g -g m m g0 G To make the gain large, it appears that all one needs to do is make large! -g m - Q But t is fixed at approx 25m and for good signal swing, Q <( DD- EE )/2 f DD - EE =5, D D 5 2 2 25m t t E E 100 Gain is practically limited with this supply voltage to around 100

eview from Last Lecture in D G High-gain MOS amplifier DD D S SS out -g m -gm D g0 GD To make the gain large, it appears that all one needs to do is make D large! -g m D -2 D Q EB But EB is practically limited to around 100m and for good signal swing, DQ D <( DD- SS )/2 D D EB f DD - SS =5 and EB =100m, 5 50 100m Gain is practically limited with this supply voltage to around 100 re these fundamental limits on the gain of the BJT and MOS mplifiers? D S S

eview from Last Lecture High-gain amplifier DD i B OU B OUT OUT N BE g π g m BE N N EE This gain is very large! -g 0 m Too good to be true! Need better model of MOS device!

eview from Last Lecture High-gain amplifier DD B OUT i B OUT OUT N N BE g π g m BE g 0 N EE This gain is very large (but realistic)! -g m g0 -Q - / - F t Q F t F t 200 8000 25m But how can we make a current source?

High-gain amplifier DD 8000 B OUT N EE How can we build the ideal current source? What is the small-signal model of an actual current source?

urrent Sources/Mirrors 0-0.6 Load f the base currents are neglected 0 1 E0 Q 0 E1

urrent Sources/Mirrors 0-0.6 0 Q 0 E0 Load 1 E1 f the base currents are neglected 0=JSE0e 1=JS E1e BE1 t BE0 since BE1 = BE2 1 E1 E0 Behaves as a current source! t 0 ctually termed a sink current since coming out of load

urrent Sources/Mirrors 0 1 1 E0 Q 0 E1 urrent Sink Multiple Outputs Possible an be built at sourcing or sinking currents lso useful as a current amplifier MOS counterparts work very well and are not plagued by base current

urrent Sources/Mirrors 0 1 Q 0 2 Q 2 n Q n E0 E1 E2 En Multiple-Output Bipolar urrent Sink = Ek k 0 E0

urrent Sources/Mirrors DD Q 0 Q 2 Q n E0 E1 E2 En 0 1 2 n Multiple-Output Bipolar urrent Source = Ek k 0 E0

urrent Sources/Mirrors DD Q p0 Q p1 Q p2 Q pn Ep0 Ep1 Ep2 Epn p1 p2 pn 0 n0 n1 nn Q 0 Q n1 Q n2 Q nn E0 En1 En2 Enn Multiple-Output Bipolar urrent Source and Sink nk =? pk =?

urrent Sources/Mirrors DD Q p0 Q p1 Q p2 Q pn Ep0 Ep1 Ep2 Epn p1 p2 pn 0 n0 n1 nn Q 0 Q n1 Q n2 Q nn E0 En1 En2 Enn Multiple-Output Bipolar urrent Source and Sink = E nk nk 0 E0 = E n1 E pk pk 0 E 0 E p0

urrent Sources/Mirrors in out Q 0 E0 E1 npn urrent Mirror E1 out = E0 Termed a current mirror Output current linearly dependent on in Serves as a current amplifier Widely used circuit in

urrent Sources/Mirrors BS i in i out M BS Q 0 E0 E1 M= E1 E0 npn current mirror amplifier i out =?

urrent Sources/Mirrors BS i in i out M BS Q 0 E0 E1 M= E1 E0 npn current mirror amplifier i out = E1 E0 i in mplifiers both positive and negative currents

urrent Sources/Mirrors 0 OU T Q 0 in out M 0 M 1 W 0,L 0 W 1,L 1 E0 E1 npn urrent Mirror n-channel urrent Mirror out=?

urrent Sources/Mirrors in out M 0 M 1 W 0,L 0 W 1,L 1 n-channel urrent Mirror μ W = - O X 1 in G S1 T1 2L2 μ W = - O X 2 out G S2 T2 2L2 2 2 f process parameters are matched, it follows that W2 L1 out = W L 1 2 in urrent mirror gain can be accurately controlled Layout is important to get accurate gain (for both MOS and BJT)

Layout of urrent Mirrors Example with M = 2 W L M= W L 2 1 1 2 Standard layout W 2 2 W L 1 2 L M= W 2 W L 2 L 1 2 M= 2W 2 W L 2 L 1 1 W 2 W L 2 L 1 1 2 Gate area after fabrication depicted

Layout of urrent Mirrors Example with M = 2 W L M= W L 2 1 1 2 Standard layout M= 2W 2 W L 2 L 1 1 W 2 W L 2 L 1 1 2 M= 2W 4 W L 2 L 1 1 W 2 W L 2 L 1 1 2 Better Layout

Layout of urrent Mirrors Example with M = 2 Standard layout W L M= W L 2 1 1 2 M= 2W 4 W L 2 L 1 1 W 2 W L 2 L 1 1 2 Better Layout M= 2W 4 W L 2 L 1 1 W 2 W L 2 L 1 1 2 Even Better Layout This is termed a common-centroid layout

urrent Sources/Mirrors BS i in i out M BS M 1 M 2 W L M= W L 2 1 1 2 W 1,L 1 W 2,L 2 n-channel current mirror current amplifier i out W L = W L 2 1 1 2 i in mplifiers both positive and negative currents

urrent Sources/Mirrors 0 1 M 0 M 1 2 M 2 n M n W 0,L 0 W 1,L 1 W 2,L 2 W n,l n multiple output n-channel current sink array DD W L k 0 k 0 W0 Lk = M 0 M 1 M 2 M n W 0,L 0 W 1,L 1 W 2,L 2 0 1 2 n W n,l n multiple output p-channel current source array

High-gain amplifier DD 8000 B OUT N EE How can we build the current source? What is the small-signal model of an actual current source?

Basic urrent Sources and Sinks Basic Bipolar urrent Sinks Basic Bipolar urrent Sources X XX X t X= JSEe XX YY X X X X X X X -0.6 ery practical methods for biasing the BJTs can be used urrent Mirrors often used for generating sourcing and sinking currents

Basic urrent Sources and Sinks Small-signal Model of BJT urrent Sinks and Sources X XX i B BE g π g m BE g 0 g 0 Small-signal model of all other BJT Sinks and Sources are the same

Basic urrent Sources and Sinks Small-signal Model of BJT urrent Sinks and Sources X XX i B BE g π g m BE g 0 g 0 Small-signal model of all other BJT Sinks and Sources are the same

Basic urrent Sources and Sinks Small-signal Model of BJT urrent Sinks and Sources g m GS GS g 0 g 0 Small-signal model of all other MOS Sinks and Sources are the same

High-gain amplifier DD B OUT N OUT N -g g m 0 EE i B OUT YY Q 2 N BE1 g m1 B g π1 g 01 g 02 E1 N EE OUT N OUT -g -g m 1 m 1 g g 2g 01 02 01

High-gain amplifier DD B YY OUT OUT N N EE EE -g g m 0 -g 2g m 1 01 Nonideal current source decreased the gain by a factor of 2 But the voltage gain is still quite large an the gain be made even larger?