UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet

Similar documents
Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset. Datasheet November 2010

Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010

Standard Products UT54ACS153/UT54ACTS153 Dual 4 to 1 Multiplexers. Datasheet November 2010

Standard Products UT54ACS139/UT54ACTS139 Dual 2-Line to 4-Line Decoders/Demultiplexers. Datasheet November 2010

UT54ACS164E/UT54ACTS164E 8-Bit Shift Registers January, 2018 Datasheet

Standard Products UT54ACS273/UT54ACTS273 Octal D-Flip-Flops with Clear. Datasheet December 16, 2011

Standard Products UT54ACS190/UT54ACTS190 Synchronous 4-Bit Up-Down BCD Counters. Datasheet November

UT54ACS164/UT54ACTS164 8-Bit Shift Registers January, 2018 Datasheet

UT54ACTQ16374 RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and Three-State Outputs Datasheet

UT54ALVC2525 Clock Driver 1 to 8 Minimum Skew Data Sheet February 2016

UT54ACS2S99S Dual, Sequential, ManyGate Configurable Logic Gate Datasheet May 2016 The most important thing we build is trust

UT8CR512K32 16 Megabit SRAM Data Sheet September

Datasheet. Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant

Datasheet. Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

ORGANIZATION AND APPLICATION The MUX8532 consists of two independent 16 channel multiplexers arranged as shown in the block diagram.

ORGANIZATION AND APPLICATION The MUX8523 consists of two independent 16 channel multiplexers arranged as shown in the block diagram.

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

RadHard-by-Design Analog RHD8544

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

CD74HC109, CD74HCT109

54AC174/54ACT174 Hex D Flip-Flop with Master Reset

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

NTE74177 Integrated Circuit TTL 35Mhz Presettable Binary Counter/Latch

3.3 V 256 K 16 CMOS SRAM

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

5.0 V 256 K 16 CMOS SRAM

74LV393 Dual 4-bit binary ripple counter

NTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

The 74HC21 provide the 4-input AND function.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear

April 2004 AS7C3256A

ORDERING INFORMATION T A PACKAGE ORDERABLE PARTNUMBER. SOIC - D -40 to 85 SOP NS Reel of 2000 MC74HC164NSR HC164

onlinecomponents.com

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register

CD54/74HC164, CD54/74HCT164

Hex inverting Schmitt trigger with 5 V tolerant input

54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops

5 V 64K X 16 CMOS SRAM

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON

INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook

74VHC08 Quad 2-Input AND Gate

CD74HC195. High Speed CMOS Logic 4-Bit Parallel Access Register. Features. Description. Ordering Information. PInout. [ /Title (CD74 HC195 ) /Subject

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74AC00, 74ACT00 Quad 2-Input NAND Gate

UNISONIC TECHNOLOGIES CO., LTD U74HC164

8-bit binary counter with output register; 3-state

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

CD4024BC 7-Stage Ripple Carry Binary Counter

NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register

14-stage binary ripple counter

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

CD4013BC Dual D-Type Flip-Flop

74HC109-Q100; 74HCT109-Q100

CD54/74HC393, CD54/74HCT393

CD54/74AC153, CD54/74ACT153

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

3.3 V 64K X 16 CMOS SRAM

CD4013BM CD4013BC Dual D Flip-Flop

UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC

CD74HC93, CD74HCT93. High Speed CMOS Logic 4-Bit Binary Ripple Counter. Description. Features. Pinout. Ordering Information

MM54HC173 MM74HC173 TRI-STATE Quad D Flip-Flop

SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

2-input EXCLUSIVE-OR gate

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

MM74HC374 3-STATE Octal D-Type Flip-Flop

UNISONIC TECHNOLOGIES CO., LTD U74HC14

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

74ACT825 8-Bit D-Type Flip-Flop

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

The 74LVC1G11 provides a single 3-input AND gate.

The 74LVC1G02 provides the single 2-input NOR function.

MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters

54AC32 Quad 2-Input OR Gate

Transcription:

UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet www.aeroflex.com/logic FEATURES m CRH CMOS process - Latchup immune High speed Low power consumption Wide power supply operating range from 3.0V to 5.5V Available QML Q or V processes 14-lead flatpack UT54ACTS74E-SMD- 5962-96535 DESCRIPTION The UT54ACTS74E contains two independent D-type positive triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirement is transferred to the outputs on the positive-going edge of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs. The device is characterized over full HiRel temperature range of -55 C to +125 C. FUNCTION TABLE INPUTS OUTPUT PRE CLR CLK D Q Q L H X X H L H L X X L H L L X X H 1 H 1 H H H H L H H L L H PINOUTS CLR1 D1 CLK1 PRE1 Q1 Q1 V SS LOGIC SYMBOL (4) PRE1 (3) CLK1 (2) D1 (1) CLR1 (10) PRE2 (11) CLK2 (12) D2 (13) CLR2 14-Lead Flatpack TopView 1 2 3 4 5 6 7 S C1 D1 R 14 13 12 11 10 9 8 (5) Q1 (6) Q1 (9) Q2 (8) Q2 V DD CLR2 D2 CLK2 PRE2 Q2 Q2 Note: 1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC Publication 617-12. H H L X Q o Q o Note: 1. The output levels in this configuration are not guaranteed to meet the minimum levels for V OH if the lows at preset and clear are near V IL maximum. In addition, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level. 1

LOGIC DIAGRAM PRE CLR Q CLK Q D 2

OPERATIONAL ENVIRONMENT 1 PARAMETER LIMIT UNITS Total Dose 1.0E6 rads(si) SEU Threshold 2 80 MeV-cm 2 /mg SEL Threshold 120 MeV-cm 2 /mg Neutron Fluence 1.0E14 n/cm 2 Notes: 1. Logic will not latchup during radiation exposure within the limits defined in the table. 2. Device storage elements are immune to SEU affects. ABSOLUTE MAXIMUM RATINGS SYMBOL PARAMETER LIMIT UNITS V DD Supply voltage -0.3 to 7.0 V V I/O Voltage any pin -0.3 to V DD +0.3 V T STG Storage Temperature range -65 to +150 C T J Maximum junction temperature +175 C T LS Lead temperature (soldering 5 seconds) +300 C JC Thermal resistance junction to case 15.5 C/W I I DC input current 10 ma P D 2 Maximum package power dissipation permitted @ T C = +125 o C 3.2 W Note: 1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2. Per MIL-STD-883, method 1012.1, Section 3.4.1, P D = (T J(max) - T C(max) ) / JC RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER LIMIT UNITS V DD Supply voltage 3.0 to 5.5 V V IN Input voltage any pin 0 to V DD V T C Temperature range -55 to + 125 C 3

DC ELECTRICAL CHARACTERISTICS FOR THE UT54ACTS74E 7 ( V DD = 3.0V to 5.5V; V SS = 0V 6 ; -55 C < T C < +125 C) SYMBOL DESCRIPTION CONDITION MIN MAX UNIT V IL1 Low-level input voltage 1 V DD from 4.5V to 5.5V 0.8 V V IL2 Low-level input voltage 1 V DD from 3.0V to 3.6V 0.8 V V IH1 High-level input voltage 1 V DD from 4.5V to 5.5V 0.5 V DD V V IH2 High-level input voltage 1 V DD from 3.0V to 3.6V 2.0 V I IN Input leakage current V IN = V DD or V SS -1 1 A V OL1 Low-level output voltage 3 I OL = 8ma 0.4 V V DD = 4.5V to 5.5V V OL2 Low-level output voltage 3 I OL = 6ma 0.4 V V DD = 3.0V to 3.6V V OH1 High-level output voltage 3 I OH = -8ma 0.7 V DD V V DD from 4.5V to 5.5V V OH2 High-level output voltage 3 I OH = -6ma 2.4 V V DD from 3.0V to 3.6V I OS1 Short-circuit output current 2,4 V O = V DD and V SS -200 200 ma V DD from 4.5V to 5.5V I OS2 Short-circuit output current 2,4 V O = V DD and V SS -100 100 ma V DD from 3.0V to 3.6V I OL1 Low level output current 9 V IN = V DD or V SS 8 ma V OL = 0.4V V DD from 4.5V to 5.5V I OL2 Low level output current 9 V IN = V DD or V SS 6 ma V OL = 0.4V V DD from 3.0V to 3.6V I OH1 High level output current 9 V IN = V DD or V SS -8 ma V OH = V DD -0.4V V DD from 4.5V to 5.5V I OH2 High level output current 9 V IN = V DD or V SS -6 ma V OH = V DD -0.4V V DD from 3.0V to 3.6V 4

P total1 Power dissipation 2, 8 C L = 50pF V DD = 4.5V to 5.5V P total2 Power dissipation 2, 8 C L = 50pF V DD = 3.0V to 3.6V I DDQ Quiescent Supply Current V IN = V DD or V SS V DD from 3.0V to 5.5V I DDQ Quiescent Supply Current Delta For input under test V IN = V DD - 2.1V For all other inputs 1.0 mw/ MHz 0.5 mw/ MHz 10 A 1.6 ma V IN = V DD or V SS V DD = 5.5V C IN Input capacitance 5 = 1MHz V DD = 0V C OUT Output capacitance 5 = 1MHz V DD = 0V 15 pf 15 pf Notes: 1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: V IH = V IH (min) + 20%, - 0%; V IL = V IL (max) + 0%, - 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to V IH (min) and V IL (max). 2. Supplied as a design limit but not guaranteed or tested. 3. Per MIL-PRF-38535, for current density 5.0E5 amps/cm 2, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/ MHz. 4. Not more than one output may be shorted at a time for maximum duration of one second. 5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V SS at frequency of 1MHz and a signal amplitude of 50mV rms maximum. 6. Maximum allowable relative shift equals 50mV. 7. All specifications valid for radiation dose 1E6 rads(si) per MIL-STD-883 Method 1019. 8. Power dissipation specified per switching output. 9. Guaranteed by characterization, but not tested. 5

AC ELECTRICAL CHARACTERISTICS FOR THE UT54ACTS74E 2 ( V DD = 3.0V to 5.5V; V SS = 0V 1 ; -55 C < T C < +125 C) SYMBOL PARAMETER CONDITION V DD MINIMUM MAXIMUM UNIT t PHL1 CLK to Q, Q C L = 50pF 3.0V to 3.6V 3 30 ns 4.5V to 5.5V 3 14 t PLH1 CLK to Q, Q C L = 50pF 3.0V to 3.6V 3 20 ns 4.5V to 5.5V 2 11 t PHL2 PRE to Q C L = 50pF 3.0V to 3.6V 4 30 ns 4.5V to 5.5V 3 15 t PLH2 PRE to Q C L = 50pF 3.0V to 3.6V 3 20 ns 4.5V to 5.5V 3 12 t PHL3 CLR to Q C L = 50pF 3.0V to 3.6V 4 30 ns 4.5V to 5.5V 3 15 t PLH3 CLR to Q C L = 50pF 3.0V to 3.6V 3 21 ns 4.5V to 5.5V 2 12 f MAX Maximum clock frequency C L = 50pF 3.0V to 3.6V 100 MHz 4.5V to 5.5V 125 t SU1 Data setup time before CLK C L = 50pF 3.0V to 3.6V 4 ns 4.5V to 5.5V 3 t SU2 PRE or CLR inactive Setup time before CLK C L = 50pF 3.0V to 3.6V 1 ns 4.5V to 5.5V 1 t H Data hold time after CLK C L = 50pF 3.0V to 3.6V 0 ns 4.5V to 5.5V 0 t W1 t W2 Minimum pulse width CLK high or low Minimum pulse width PRE or CLR low C L = 50pF 3.0V to 3.6V 5 ns 4.5V to 5.5V 4 C L = 50pF 3.0V to 3.6V 5 ns 4.5V to 5.5V 4 Notes: 1. Maximum allowable relative shift equals 50mV. 2. All specifications valid for radiation dose 1E6 rads(si) per MIL-STD-883 Method 1019. 6

Packaging 1. All exposed metallized areas are gold plated over electroplated nickel per MIL-PRF-38535. 2. The lid is electrically connected to V SS. 3. Lead finishes are in accordance with MIL-PRF- 38535. 4. Dimension symbol is in accordance with MIL- PRF-38533. 5. Lead position and colanarity are not measured. Figure 1. 14-lead Flatpack 7

Ordering Information: UT54ACTS74E: SMD 5962 * ***** ** * * * Lead Finish: (Notes 1 & 2) A = Solder C = Gold X = Optional Package Type: X = 14-lead ceramic bottom-brazed dual-in-line Flatpack Class Designator: Q = QML Class Q V = QML Class V Device Type: 02 = 1 rad(si)/sec 03 = 50 to 300 rads(si)/sec Drawing Number: 96535 = UT54ACTS74E Total Dose: (Note 3 and 4) R = 1E5 rads(si) F = 3E5 rads(si) G = 5E5 rads(si) H = 1E6 rads(si) Notes: 1. Lead finish (A,C, or X) must be specified. 2. If an X is specified when ordering, part marking will match the lead finish and will be either A (solder) or C (gold). 3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory. 4. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(si) or 1E6 rads(si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(si), 3E5 rads(si), and 5E5 rads(si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

Aeroflex Colorado Springs - Datasheet Definition Advanced Datasheet - Product In Development Preliminary Datasheet - Shipping Prototype Datasheet - Shipping QML & Reduced HiRel COLORADO Toll Free: 800-645-8862 Fax: 719-594-8468 SE AND MID-ATLANTIC Tel: 321-951-4164 Fax: 321-951-4254 INTERNATIONAL Tel: 805-778-9229 Fax: 805-778-1980 WEST COAST Tel: 949-362-2260 Fax: 949-362-2266 NORTHEAST Tel: 603-888-3975 Fax: 603-888-4585 CENTRAL Tel: 719-594-8017 Fax: 719-594-8468 www.aeroflex.com info-ams@aeroflex.com Aeroflex Colorado Springs (Aeroflex) reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties. Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused 9