Why we dare to go without DARE (library) Innovation for life

Similar documents
Future trends in radiation hard electronics

EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania

Radiation Effects on Electronics. Dr. Brock J. LaMeres Associate Professor Electrical & Computer Engineering Montana State University

The TROPOMI Telescope

EE371 - Advanced VLSI Circuit Design

Your Partner in Environment Monitoring

Lecture 16: Circuit Pitfalls

THE MICRO ADVANCED STELLAR COMPASS FOR ESA S PROBA 2 MISSION

Lecture 7 Circuit Delay, Area and Power

EE371 - Advanced VLSI Circuit Design

Lecture 0: Introduction

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002

Picometre metrology. The Gaia mission will create an ultra-precise three-dimensional map of about one billion stars

ESA Technical Development Activities An Overview

Lecture 2: CMOS technology. Energy-aware computing

LEADING THE EVOLUTION OF COMPUTE MARK KACHMAREK HPC STRATEGIC PLANNING MANAGER APRIL 17, 2018

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

ECE 342 Electronic Circuits. 3. MOS Transistors

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Features OUT A NC 27 NC IN 8A IN 16 IN 7A IN 15 IN 6A IN 14 IN 5A IN 13 IN 4A IN 12 IN 3A IN 11 IN 2A IN 10 IN 1A IN 9 ENABLE GND ADDRESS A0 V REF

Sensors: a) Gyroscope. Micro Electro-Mechanical (MEM) Gyroscopes: (MEM) Gyroscopes. Needs:

Lecture 16: Circuit Pitfalls

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Interconnect (2) Buffering Techniques.Transmission Lines. Lecture Fall 2003

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

DISTRIBUTION LIST. Others original copies Name amount. Lens Research & Development 1x Uittenhout, J.M.M. 1x DOCUMENT CHANGE RECORD

Lecture 6: Time-Dependent Behaviour of Digital Circuits

Interconnects. Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters. ECE 261 James Morizio 1

S-1000 Series ULTRA-SMALL PACKAGE HIGH-PRECISION VOLTAGE DETECTOR. Features. Applications. Packages. Seiko Instruments Inc. 1.

Very Large Scale Integration (VLSI)

CMOS Inverter (static view)

DATASHEET HS-0548RH, HS-0549RH. Features. Applications. Pinouts. Ordering Information

Digital Electronics Part II - Circuits

80386DX. 32-Bit Microprocessor FEATURES: DESCRIPTION: Logic Diagram

CSE241 VLSI Digital Circuits Winter Lecture 07: Timing II

Display counter electromechanical

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

A Stellar Gyroscope for CubeSat Attitude Determination

Development of a Radiation Hard CMOS Monolithic Pixel Sensor

Lecture 8. Detectors for Ionizing Particles

EE141Microelettronica. CMOS Logic

Spiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp

The Devices: MOS Transistors

Realization of 2:4 reversible decoder and its applications

CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic

Transistor Sizing for Radiation Hardening

Small Satellite Laser Comm Pointing

Lecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010

CMOS Digital Integrated Circuits Lec 13 Semiconductor Memories

VLSI Design, Fall Logical Effort. Jacob Abraham

MODULE 5 Chapter 7. Clocked Storage Elements

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

Centre for Electronic Imaging

Semiconductor memories

THE INVERTER. Inverter

Interconnects. Introduction

5.0 CMOS Inverter. W.Kucewicz VLSICirciuit Design 1

Cosmic Ray Effects on Micro- Electronics (CRÈME) Tools Brian Sierawski 2017 SEESAW

Radiation damage considerations in accelerator beam environments

Single Event Radiation Test Report. Microsemi LX Analog Input RAD Tolerant Telemetry Controller

Homework Assignment #5 EE 477 Spring 2017 Professor Parker

VORAGO TECHNOLOGIES. Cost-effective rad-hard MCU Solution for SmallSats Ross Bannatyne, VORAGO Technologies

Grasping The Deep Sub-Micron Challenge in POWERFUL Integrated Circuits

S-5743 A Series 125 C OPERATION HIGH-WITHSTAND VOLTAGE HIGH-SPEED BIPOLAR HALL EFFECT LATCH IC. Features. Applications. Package.

DOE SBIR & STTR FY 2019 Phase 1, Release 1 Topics

Estec final presentation days 2018

University of BRISTOL. Department of Physics. Final year project. MAPS (Monolithic Active Pixel Sensors) Degree: Physics MSci (F303) May 10, 2011

EE410 vs. Advanced CMOS Structures

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

Heavy ion radiation damage simulations for CMOS image sensors

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

Single-photon and two-photon absorption induced charge model calibration

Calibration of Ocean Colour Sensors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)

Detector R&D in KAPAC

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

S-57P1 S Series FOR AUTOMOTIVE 150 C OPERATION HIGH-WITHSTAND VOLTAGE HIGH-SPEED BIPOLAR HALL EFFECT LATCH IC. Features. Applications.

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

HN27C4096G/CC Series. Ordering Information. Features word 16-bit CMOS UV Erasable and Programmable ROM

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

CPE/EE 427, CPE 527 VLSI Design I Delay Estimation. Department of Electrical and Computer Engineering University of Alabama in Huntsville

ENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)

Chapter 2. Design and Fabrication of VLSI Devices

Digital Integrated Circuits A Design Perspective

CMOS Transistors, Gates, and Wires

Preamplifier in 0.5µm CMOS

Introduction to CMOS VLSI Design Lecture 1: Introduction

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2

MTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application

S-57M1 Series HIGH-SPEED BIPOLAR HALL EFFECT LATCH. Features. Applications. Package. ABLIC Inc., Rev.1.

Introduction. Simulation methodology. Simulation results

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

The Devices. Jan M. Rabaey

Digital Integrated Circuits A Design Perspective

EECS 151/251A Homework 5

Lecture Notes 2 Charge-Coupled Devices (CCDs) Part I. Basic CCD Operation CCD Image Sensor Architectures Static and Dynamic Analysis

Designing Information Devices and Systems II Spring 2018 J. Roychowdhury and M. Maharbiz Discussion 1A

Lunar Reconnaissance Orbiter Project. Radiation Requirements. August 5, 2005

Transcription:

Why we dare to go without DARE (library) Innovation for life

TNO is active in five core areas Quality of Life Defence, Security & Safety Science & Industry Built Environment & Geosciences Information & Communication Technology 2

Activities in Opto-Mechanical Instrumentation for Space Applications Scientific payload instrumentation, such as spectrometers S59 UV stellar spectrometer ISO Short wave Spectrometer (5-15 microns) Herschel HIFI design and production support Herschel HIFI cryogenic alignment camera system Earth-observation payload instrumentation & calibration GOME, SCIAMACHY, OMI design, production & calibration Diffuser design, production and calibration Optical Ground Support Equipment (GOME, SCIA, IASI) Multi-spectral imaging spectrometer (Earthcare) Precision Mechanics Refocussing mechanisms for MSG Optical Delay-Lines (Darwin technology development) Achromatic Phase Shifters, Nulling technology (Darwin) GAIA basic angle monitoring; Wave Front Sensor; Test eqpt Avionics Equipment and Other business Sun sensors Precision Optical Metrology sensors for Formation Flying Fibre-Bragg grating for in-situ measurement of stress, deformation etc 3

TNO s current portfolio Existing Products Current developments - SOTS Specials and mission specific sensors 4

Start of the miniaturisation within Microned Autonomous micro-digital sunsensor Autonomous power Wireless link MEMS based 5

Main deliverable APS + chip Single chip sunsensor Optimised for low power TSMC 0.18 micron process Last spin-out 5 th May Chips received 23 th of june Standard design library Several circuit design modifications to avoid SEL and SEU related issues. 6

Key personel Albert Theuwissen Ning Xie 7

Key personel Murat Durkut Johan Leijtens Henk Hakkesteegt Henk Jansen 8

Total dose radiation tolerance 1,0 0.18 micron CMOS TSMC 0,9 0,8 Pixels tested up to 100 krad 0,7 0,6 No significant impact observed 0,5 0,4 Using DARE library would 0,3 0,2 increase power consumption by 0,1 0,0 factor of 2 Low power was the main requirement 20krad is sufficient for majority of applications For small systems extra shielding has less impact Quantum Efficiency P in n e d P h o to d io d e a re a /P ix e l: 5 3 (µ m 2 ) P ix e l N u m b e r: 5 5 0 0 T o ta l P in n e d P h o to d io d e A re a : 2 9 1 5 0 0 (µ m 2 ) In te g ra tio n T im e : 0,0 3 (s e c ) B e fo r e R a d ia tio n 8 6 k ra d 1 0 6 k r a d 2 0 0 3 0 0 4 0 0 5 0 0 6 0 0 7 0 0 8 0 0 9 0 0 1 0 0 0 1 1 0 0 1 2 0 0 W a v e le n g th (n m ) No DARE library was used 9

Radiation tolerance tested with gated pixel total ionizing dose (TID) level of 31krad, 86krad, 106krad, 109krad and 137krad with an average energy of 46.2keV No significant decrease in quantum efficiency No appreciable increase in dark current for 30krad Number of Pixels 1 0 0 0 1 0 0 1 0 1 B e fo re R a d ia tio n 3 1 k ra d 1 0 9 k ra d T G T ra n s is to r is o ff Ref: 0 2 0 4 0 D a rk R a n d o m N o is e (D N ) 10

Increased darkcurrent not significant. Significantly lower then threshold Noise on reading less then 0.004 degrees for ±47 degree system 11

Single Event Latch-up in CMOS Parasitic SCR (through substrate) SEL if gain >1 SEU if gain <1 Latch up can destroy the circuit N.B. Significant current can only flow if both N+ and P+ terminals are connected to low impedance, and substrate resistance is high enough 12

SEL hardened pixel design Winner takes all 3T pixel design Parasitic SCR through NMOS reset transistor and PMOS source follower Reduced QE due to N well for PMOS transistor n + n + n - p - 3.3 V N.B. Reduced QE not important for this application, because there is an abundance of light. 13

SEL hardened winner takes all pixel design 3.3 V All PMOS design PMOS reset transistor is not significantly reducing QE any further Extra ground connection per pixel to reduce substrate resistance.(decreases the effect of any SEU) n + 1.8 V n + n - p - 3.3 V No SCR no SEL n + p - 14

Ten pixel pin-hole No false detection of the sunspot due to bad pixels or SEU Replace affected pixels by the average of neighbouring pixels Automatic compensation of SEE 15

Single cycle acquisition through winner takes all hardware. No forbidden states in the internal state machines. Hard wired configuration straps Automatic switchback to acquisition mode at SEU Loss of accuracy for a single cycle due to SEU is the worst consequence 16

Conclusions Power consumption is our main driver Total dose radiation tolerance is sufficient for most sunsensor applications SEL/SEU effects are deemed more critical and tackled through several design decisions (DARE) 17

That s why we dare to go without DARE libraries But we don t dare to go without DARE 18 Thank you for your attention. For further information Johan Leijtens +31 15 269 2191 Johan.leijtens@tno.nl