ASYMMETRICAL DOUBLE GATE (ADG) MOSFETs COMPACT MODELING. M. Reyboz, O. Rozeau, T. Poiroux, P. Martin

Similar documents
A Multi-Gate CMOS Compact Model BSIMMG

Complete Surface-Potential Modeling Approach Implemented in the HiSIM Compact Model Family for Any MOSFET Type

Ultimately Scaled CMOS: DG FinFETs?

Physics-based compact model for ultimate FinFETs

SOI/SOTB Compact Models

ECE 342 Electronic Circuits. 3. MOS Transistors

Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Unified Compact Model for Generic Double-Gate

MOS Transistor Properties Review

Mixed Analog-Digital VLSI Circuits & Systems Laboratory

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Analytical Results for the I-V Characteristics of a Fully Depleted SOI-MOSFET

Analytical modelling and performance analysis of Double-Gate MOSFET-based circuit including ballistic/quasi-ballistic effects

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

ECE-305: Fall 2017 MOS Capacitors and Transistors

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

EKV based L-DMOS Model update including internal temperatures

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

Practice 3: Semiconductors

EKV MOS Transistor Modelling & RF Application

Simple and accurate modeling of the 3D structural variations in FinFETs

Lecture 4: CMOS Transistor Theory

BSIM-CMG Model. Berkeley Common-Gate Multi-Gate MOSFET Model

A Verilog-A Compact Model for Negative Capacitance FET

Capacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration

Lecture 11: MOSFET Modeling

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

ECE 546 Lecture 10 MOS Transistors

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

Modeling and Computation of Gate Tunneling Current through Ultra Thin Gate Oxides in Double Gate MOSFETs with Ultra Thin Body Silicon Channel

Simple Theory of the Ballistic Nanotransistor

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Characteristics Optimization of Sub-10 nm Double Gate Transistors

Analytical Modeling of Threshold Voltage for a. Biaxial Strained-Si-MOSFET

Zuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu

Integrated Circuits & Systems

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations

Lecture 6: 2D FET Electrostatics

A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs

Journal of Electron Devices, Vol. 18, 2013, pp JED [ISSN: ]

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Modeling and Analysis of Total Leakage Currents in Nanoscale Double Gate Devices and Circuits

Analysis of Transconductances in Deep Submicron CMOS with EKV 3.0

Figure 1: MOSFET symbols.

STATISTICAL MODELLING OF f t TO PROCESS PARAMETERS IN 30 NM GATE LENGTH FINFETS B. Lakshmi and R. Srinivasan

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

MOSFET Physics: The Long Channel Approximation

Advanced Compact Models for MOSFETs

Device 3D. 3D Device Simulator. Nano Scale Devices. Fin FET

Compact Modelling Techniques in Thin Film SOI MOSFETs

MOS CAPACITOR AND MOSFET

EE105 - Fall 2005 Microelectronic Devices and Circuits

Ultra-thin fully-depleted SOI MOSFETs: Special charge properties and coupling effects

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

Gate Tunneling Current andquantum EffectsinDeep Scaled MOSFETs

Lecture 3: Transistor as an thermonic switch

The Gradual Channel Approximation for the MOSFET:

Semiconductor Integrated Process Design (MS 635)

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Timing Simulation of 45 nm Technology and Analysis of Gate Tunneling Currents in 90, 65, 45, and 32 nm Technologies

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture #23. Warning for HW Assignments and Exams: Make sure your writing is legible!! OUTLINE. Circuit models for the MOSFET

Technische Universität Graz. Institute of Solid State Physics. 11. MOSFETs

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices

HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7

6.012 Electronic Devices and Circuits

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

Multiple Gate CMOS and Beyond

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

MOS Transistor I-V Characteristics and Parasitics

MOSFET: Introduction

CMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost!

EECS130 Integrated Circuit Devices

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Circuits & Electronics Spring 2007.

COMPACT GRAPHENE FIELD EFFECT TRANSISTOR MODELING WITH QUANTUM CAPACITANCE EFFECTS

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors

NEW VERSION OF LETI-UTSOI2 FEATURING FURTHER IMPROVED PREDICTABILITY, AND A NEW STRESS MODEL FOR FDSOI TECHNOLOGY

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices

Lecture 3: CMOS Transistor Theory

Influence of structural and doping parameter variations on Si and Si 1 x Ge x double gate tunnel FETs: An analysis for RF performance enhancement

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

ANALYTICAL SOI MOSFET MODEL VALID FOR GRADED-CHANNEL DEVICES

This is the author s final accepted version.

Chapter 4 Field-Effect Transistors

MOSFET Capacitance Model

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Chapter 5 MOSFET Theory for Submicron Technology

6.012 Electronic Devices and Circuits Spring 2005

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Transcription:

ASYMMETRICAL DOUBLE GATE (ADG) MOSFETs COMPACT MODELING M. Reyboz, O. Rozeau, T. Poiroux, P. Martin

005 OUTLINE I INTRODUCTION II ADG ARCHITECTURE III MODELING DIFFICULTIES I DIFFERENT WAYS OF MODELING IMPLICIT ANALYTICAL MODEL: ITERATIE RESOLUTION I EXPLICIT ANALYTICAL MODEL: FULLY ANALYTICAL EXPRESSIONS II CONCLUSION

005 INTRODUCTION GENERAL CONTEXT WHY ARE WE INTERESTED IN MODELING ADG MOSFETs? New Devices classical CMOS technologies + forecasts of the ROADMAP =?? New devices: GAA, FinFET, SON & planar DG ADG MOSFET PD SOI CMOS FD SOI CMOS Bulk CMOS New devices 90 nm 65 nm 45 nm nm 004 007 00 06 Excellent channel control Design flexibility with a second gate independently driven Model: to take advantage of this new device designers need a model Compact Model: to design new circuits 3

005 ADG ARCHITECTURE DIFFERENCES BETWEEN SYMMETRICAL (SDG) AND ASYMMETRICAL (ADG) DG MOSFETs g Source Front gate Channel Back gate Drain PICTURE: ADG MOSFET M.inet et al, SSDM 004 nm node O x Front gate T ox Source Silicon film Drain T si Front oxide Back oxide Back gate g T ox SCHEMATIC: DG MOSFET L y The asymmetry of the structure:! gate oxide thicknesses! gate voltages! or/and gate work functions 4

005 MODELING DIFFICULTIES BASIC EQUATIONS OF ADG E s I ds GAUSS THEOREM Q inv = ε ( E E ) si s s DRAIN CURRENT W = µ L POISSON EQUATION & ITS FIRTS INTEGRATION d ψ q n =. dx ε. q. u t. n ψ i s φ imref E = s exp exp ε si u t s d Q inv dφ si imref E BOUNDARY CONDITIONS c ox E s = ( g ψ s ) ε si c ox s = ( g ψ s ε si ψ s u t φ imref ) to calculate physical I ds, unknowns are ψ s and ψ s 5

005 MODELING DIFFICULTIES MATHEMATICAL DIFFICULTIES ASYMMETRY Not always a minimum of potential in the silicon film: CASES Band diagrams Ψ s Ψ s Ψs i Ψ s Ψ s Ψ s Ψ s Ψ s E fermi ψ min ψ min FIRST DIFFICULTY DEFINE CASES AND THEN UNIFY THEM 6

005 MODELING DIFFICULTIES MATHEMATICAL DIFFICULTIES SECOND DIFFICULTY NO EXACT SOLUTIONS OF ψ s AND ψ s OPTIONS FLOATING NODE RESOLUTION 4 unknown parameters, ψ ssource, ψ sdrain & ψ ssource, ψ sdrain MAKE PHYSICAL ASSUMPTIONS Simplifications of Poisson equation 7

005 DIFFERENT KINDS OF MODELS DIFFERENT WAYS OF MODELING! st OPTION: IMPLICIT ANALYTICAL RESOLUTION Use of floating nodes or iterative resolutions to solve Poisson s equation.! nd OPTION: EXPLICIT ANALYTICAL RESOLUTION Poisson s equation is solved with physical approximations allow to get explicit formulations of electrical parameters fully analytical model. Charge-based model th -based model 8

005 IMPLICIT ANALYTICAL MODELING MAIN ACTORS: 3 teams Y. Taur (USA, University of California): mainly for SDG MOSFET M. Chan (Hong Kong University of Science & Technology): ADG MOSFET T. Nakagawa (Japan, AIST): ADG MOSFET!Y. Taur, Analytical Solutions of Charge and Capacitance in Symmetric and Asymmetric DG MOSFET, IEEE Trans. Electron Devices, vol.48, n, Dec. 00.!M. Chan, Quasi-D Compact Modeling for DG MOSFET, NSTI Nanotech, vol., pp.08-3, 004.!Nakagawa et al., Improved Compact Modeling for Four-Terminal DG MOSFETs, NSTI Nanotech, 004. 9

005 IMPLICIT ANALYTICAL MODELING WHY? COMPLEXITY of basic equations MANY ADANTAGES No problem to unify the different operating modes ACCURACY because it keeps all basic equations without any (or with few) simplification PREDICTIITY because basic equations could be solved for all materials and geometrical parameters 0

005 IMPLICIT ANALYTICAL MODELING PRINCIPLE OF FLOATING NODE SOLUTION (Taur model) different modes UNKNOWNS + Minimum of potential Unknowns: ψ 0 and x 0 No minimum of potential Unknowns: ψ S & ψ S SOURCE & DRAIN SIDE 4 FLOATING NODES for each case Each mode should be NUMERICALLY solved thanks to BOUNDARY CONDITIONS.

005 IMPLICIT ANALYTICAL MODELING PRINCIPLE OF FLOATING NODE SOLUTION (Taur model) DRAIN CURRENT I ds I ds W = µ L s d Q inv dφ NUMERICALLY imref I ds = α. Q inv inv ANALYTICALLY (EK METHOD) Q d s Not really true for ADG because of interface coupling: need a unification

005 IMPLICIT ANALYTICAL MODELING PRINCIPLE OF FLOATING NODE SOLUTION (Taur model) Symmetrical case: eriloga + Eldo simulator SDG : L=0.5µm, W=.0µm, Tsi=0.0nm, Tox=.nm Drain current (µa).0 ds =5m 0.0 8.0 6.0 4.0.0 0.0 0.0 0. 0.4 0.6 0.8.0. Gate oltage () 6.0.0 8.0 4.0 0.0 Transconductance (µs) Drain current (ma) 0.8 0.7 0.6 0.5 0.4 0.3 0. 0. 0.0.5 gs =0.6 to..0.5.0 0.5 0.0 0.0 0. 0.4 0.6 0.8.0. Gate oltage () (µs) Transconductance Asymmetrical case: eriloga + Eldo simulator Currently: convergence problem 3

005 IMPLICIT ANALYTICAL MODELING LIMITS: - Convergence problems because of the 4 floating nodes. - Simulation time. For that, we choose to developp an explicit analytical model with only floating node: T 4

005 EXPLICIT ANALYTICAL MODELING MAIN ACTORS: teams J. G. FOSSUM (USA, University of Florida) G. Pei (USA, Cornell University) TWO KINDS OF EXPLICIT ANALYTICAL MODEL Charge-based model th model! J. G. Fossum et al., UFDG and Nanoscale FinFET CMOS Design and Performance Projections, IEEE ICICT, 005.! A.. Kammula et al., A long Channel Model for the Asymmetric DG MOSFET alid in All Regions of Operation, IEEE Southwest Symposium Mixed-Signal Design, pp.56-6, 003.! G. Pei, A Physical Compact Model of DG MOSFET for Mixed-Signal Circuit Applications Part: Model Description, IEEE Transac. On Electron Devices, vol.50, n 0, Oct. 003. 5

005 EXPLICIT ANALYTICAL MODELING ADANTAGES OF AN EXPLICIT ANALYTICAL MODEL Better physical understanding Easier to use for circuit design because of speed and convergence whatever the number of transistors DISADANTAGES OF AN EXPLICIT ANALYTICAL MODEL Less accurate in moderate inversion Difficulties to get well derivatives 6

005 EXPLICIT ANALYTICAL MODELING CHARGE-BASED MODEL Weak inversion for both interfaces g DG = capacitor divider C ox ψ s C si ψ s C ox ψ ψ s s = = ( ( C C si si C C si + si + C C ox ox ) ) g g Csi + C + C si si ox Csi + C + C ox g g T si olume inversion Silicon film olume current g Strong inversion for both interfaces I ds SI Both channels are independent SI SI SI I = ds I + ds I ds T si Silicon film Surface current I ds SI 7

005 EXPLICIT ANALYTICAL MODELING CHARGE-BASED MODEL One interface is in strong inversion and the other one in weak inversion. Second integration of Poisson s equation Asymptotic case : ψ s thus exp(-ψ s ) 0 Boundary conditions SI WI Ids = Ids + Ids T si I ds SI Surface current olume current I ds WI 8

005 EXPLICIT ANALYTICAL MODELING CHARGE-BASED MODEL LIMITS: unification between different operating modes I ds (A) 0-5 0-7 0-9 0-0 -3 g unification Atlas simulations Model g from 0. to 0.3 ds = 5m 0. 0.3 0.5 0.7 0.9. g (olt) 6.0-6 4.0-6.0-6 0 I ds (A) CURRENT T si =5nm L=0.5µm W=µm I ds (A ).0-03.0-03 5.0-04 0 ds unification Atlas simulations Model 0 0. 0.4 0.6 0.8. ds () g =. g =. g =. g =0.! Unification problem when g is high.! Problems to have a continuous transconductance th -based model is developping: charge and current model take into account interface coupling I ds (A).0-05 9.0-06 8.0-06 7.0-06 6.0-06 5.0-06 4.0-06 3.0-06 Atlas simulations Model g =. ds =5m 0. 0.4 0.6 0.8. g () 9

005 EXPLICIT ANALYTICAL MODELING th -BASED MODEL ASSUMPTION: no current flows from a channel to the other one (checked by TCAD simulations) PRINCIPLE: DGMOS = SGMOS in parallel Q inv = Q inv + Q inv I ds = I ds + I ds + INTERFACE COUPLING DESCRIPTION + CORRECTION FACTOR DEFINITION to well describe strong inversion UNIFICATION OF THE DIFFERENT OPERATING MODES 0

005 EXPLICIT ANALYTICAL MODELING th -BASED MODEL ( ) = t g g Si eq t g g Si eq t g th th U C C U C C U n n. ' '. ' ' tanh ln.. '. ' 0 ( ) = t g g Si eq t g g Si eq t g th th U C C U C C U n n. ' '. ' ' tanh ln.. '. ' 0 FRONT & BACK th

005 EXPLICIT ANALYTICAL MODELING n represents interface coupling th -BASED MODEL Q Q invwi INTERFACE COUPLING DESCRIPTION Example: front interface in weak inversion invsi n = + C ox Csi. Cox ( C + C g th imref ( x) = q. n i. ut.exp n. ut si ox ) n. φ CORRECTION FACTOR TO WELL DESCRIBE STRONG INERSION W = µ oxi gi thi i imref L ( ). ε ( x) ( x) C. ' ' n. φ ( x) ε i represents the dependance of the interface strong inverted versus its gate voltage ( ) i

005 EXPLICIT ANALYTICAL MODELING th -BASED MODEL off =ε ( g - th ) UNIFICATION OF THE DIFFERENT OPERATING MODES g unification gt = u n t g th exp utn ln + g + exp utn off th gt Weak inversion = u n t exp g off th u n t Strong inversion = gt g th off ds unification dsieff ( ) dsati ds δ δ = + + dsati dsati ds δ 4 dsati 3

005 EXPLICIT ANALYTICAL MODELING th -BASED MODEL I ds (A) I ds (A) 0-04 0-05 0-06 0-07 0-08 0-09 0-0 0-0 - 0-3 0-4.5.0-4.0-4.5.0-4 0-4 5.0-5 0 Logarithmic scale ds = 5m g = 0. to. Model Atlas simulations 0 0. 0.4 0.6 0.8. g () Linear scale g = 0.8 to. Atlas simulations Model g =0. 0 0. 0.4 0.6 0.8. ds () T si =0nm L=0.5µm W=µm I ds (A) CURRENT I ds (A).0-5 9.0-6 8.0-6 7.0-6 6.0-6 5.0-6 4.0-6 3.0-6.0-6.0-6 0 7.0-4 6.0-4 5.0-4 4.0-4 3.0-4.0-4.0-4 0 ds =5m Linear scale Atlas simulation Model 0 0. 0.4 0.6 0.8. g () Atlas simulation Model g =0. to. Linear scale g =. g =0.8 to. 0 0. 0.4 0.6 0.8.0. ds () 4

005 EXPLICIT ANALYTICAL MODELING th -BASED MODEL CHARGE MODELING CAPACITANCE CAPACITANCE T si =0nm L=0.5µm W=3.5µm Capacitance (ff) 40 30 0 0 0 ds =0.0 g =0.0 C gs C gd C ds -0.6 0.0 0.6. g () Capacitance (ff) 60 50 40 30 0 0 0 g =. g =0.0 C ds C gs C gd -. -0.8-0.4 0.0 0.4 0.8. ds () 5

005 EXPLICIT ANALYTICAL MODELING th -BASED MODEL LIMITS T si < 0nm: problem in derivative ADG but SYMMETRICAL BEHAIOR Transconductance (µs) 80 60 40 0 0 Pink : numerical model Bleue : th model KINK ds =5m L=µm, W=0µm T si = 5nm 0 0. 0.4 0.6 0.8.0. g () 6

005 EXPLICIT ANALYTICAL MODELING EXAMPLE OF SIMULATION CIRCUITS USING th MODEL IN ERILOG-A INERTORS CHAIN COMPOSED OF 8 TRANSISTORS ARE SIMULATED IN TRANSIENT REGIME The model took into account:!classical SCE ( th ( ds ))!access resistance 7

005 CONCLUSION SUMMARY MAIN WAYS TO MODEL ADG MOSFET: IMPLICIT ANALYTICAL MODEL: ITERATIE RESOLUTION EXPLICIT ANALYTICAL MODEL: FULLY ANALYTICAL EXPRESSIONS CHARGE-BASED OR t MODEL EFFECTS WHICH SHALL BE ADDED Accurate Short Channel Effects Quantum effects Ballistic transport 8

005 9