INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

Similar documents
R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

Generated by Foxit PDF Creator Foxit Software For evaluation only.

H-LCD700 Service Manual

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

POWER Size Document Number Rev Date: Friday, December 13, 2002

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

All use SMD component if possible

Renesas Starter Kit for RL78/G13 CPU Board Schematics

3JTech PP TTL/RS232. User s Manual & Programming Guide

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

SVP-CX32_208 (4/4) Power / Ground

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

HF SuperPacker Pro 100W Amp Version 3

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4.

SVS 5V & 3V. isplsi_2032lv

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.

ALEX +12VBUS PTC 1A J17 PTTOUT U1B 3V3 C IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR RUP3

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

R5 330K R49 100K Q4 BC549 R12 2K2 U2B TL074 R50 100K R28 3K3. VR7 47KB via J38 R48 100K C BASSDRUM_TRIG. VR6 10K via J39 R29 100K R51 22K Q11 BC559

ALEX +12VBUS PTC 1A J17 PTT U1B. 126 IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR. IO_VB1N1_9/DIFFIO_L7p/DQS2L/CQ3L/CDPCLK0 RUP3

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

Quickfilter Development Board, QF4A512 - DK

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

Reference Schematic for LAN9252-HBI-Multiplexed Mode

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter.

M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

STMP35XX. FM Tuner. LCD Display NAND FLASH. Microphone. PDF created with pdffactory trial version LED Backlight.

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

SYMETRIX INC th Avenue West Lynnwood, WA USA

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th

XIO2213ZAY REFERENCE DESIGN

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST

institution: University of Hawaii at Manoa

HIgh Voltage chip Analysis Circuit (HIVAC)

MSP430F16x Processor

-15V R36 2.7K. BLUE HW2 Power RED HW1 DDT AGND AGND 50V C35 100N 50V C40 U N 50V U11 SET 9 C30 12 CLK Q RST 100N 50V CD N 50V AGND

J101 FBGND. 100u/16V C N C P VSSP C P FBGND 100N C u/63V C144 VDDP 100N C111 FBGND 100UF/35V R122 30K C192 FBGND VSSA 100N

XO2 DPHY RX Resistor Networks

See, Sketch, Shoot. A Study Abroad program offered by Coastline Community College and ACCENT International Consortium for Academic Programs Abroad

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

MT9V128(SOC356) 63IBGA HB DEMO3 Card

PRIMARE A32 Power Amplifier Service Manual

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11

elegant Pavilions Rediscover The Perfect Destination

NOTE: please place R8 close to J1

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

3 EUROPOWER PMP6000 PCB Schematic behringer.com

U1-1 R5F72115D160FPV

P&E Embedded Multilink Circuitry

PCBA Rev 80.L9581G001 PCBA P/N: PCB P/N: PCB Rev 00.L9581G001. Title Content Size Document Number Rev C. A Date: Tuesday, December 15, 2009 FLD1.

n r t d n :4 T P bl D n, l d t z d th tr t. r pd l

Conditional Simulation of Random Fields by Successive Residuals 1

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

Have Metropolitan Planning Organizations improved regional policy making? The cases of Kansas City and St. Louis.

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

Discovery Guide. Beautiful, mysterious woman pursued by gunmen. Sounds like a spy story...

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

12V SMPS_1_2 SMPS_4/5 SMPS6 VDD_CORE VDD_MPU VDD_DSP 5V0 PS_3V3 VDD_3V3 5V0 .01, C2 5V0_SNS 10.2K,1% 100uF,10V 1.91K PS_3V3 .

Power Board 715G5246P02W21002S (For 42RL7500)

Transcription:

N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R 00 R0 00 SL S R K R.K.V uf/v E Q MMT0 R R 0K 0K 0.uF JINPIN ELETRIL OMPN LT.ZHUHI.S.E.Z INEX/ RESET& EEPROM Size ocument Number Rev HTV_ircuit 0 ate: Saturday, July, 00 Sheet of

R.k V_Tuner P0N/SOT Q 0.u 00 E n 00u/V R u E.0X. K R N/SM 00K VU Q SMT0 R K P0N/SOT Q 0 u R 00K IN/SM V E 0u/V n E.X. 0.u 00 Vin U MS-J/./SOT 00 Vout u R R00 R R00 0.u 00.V_L E00 EL ead 00 ead 00.V EL EL ead 00 E u/v 0.u UFV/HG 00 EL ead 00 E00 V_U V_ V_SS V V_LVS V V V V V V.V.V V_Tuner V_Tuner R.k Q SMT0 EL ead 00 0.u 0.u POWER INPUT N _.0_P V F /V/N XIL0. F be changed jump wire VU Phash L uh/ R 00K V_SS 0.u V_U 0.u 0 0.u V 0.u 0.u MP MP 更换 Part I(max output) MP MP. <I< < I(output) R0 0 00K 0K 000p 0p 0.0u N OIL-MM 0.0u U 00 S SS IN EN SWOMP F Z E P/MP SOI0 0u/V 0.u E0X- 00 SR-V 0.0uf O- R 0p/N 0K R K/% R00 R 0.0u K/% R00 00 ead 00 E 0u/V(ESR0mOhm) EX- V=m V V_U V_ V_PLL 0 0.u 0.u 0.u V_ 0.u 0.u V TO V Phash V.m EL ead 00 0.u/0v 00 EL V V SOT V_Tuner 0.u/0v R 00 K R0 SOT 0 E00 0.u/0v 0.u/0v 0.u ead 00 00 00 00 VU.V EL 0.u E 0uf/V 0.u 0.u 0.u 0.u 0.u 00 Z SR-.V O- 0.0u 00 L uh/ OIL-MM U S SS IN EN SWOMP F P/MP SOI0 0p/N 00 R 00K 0.0u 00 nf R.K R00 00.. R.K/% R00.V V.V=.m E 0u/V(ESR0mOhm) R EX- 0K/% R00 ead 00 V_LVPLL V_OPLL EL0 ead 00 V_LVS V_PLL EL ead 00 V._ILL=00m V_ILL EL V_U E 0uf/V ead 00 00.0. V_ EL V_ E0 V_=m 0uf/V 00.0. V_OPLL V_LVPLL V_ILL 0.u 0.u 0.u V 0.u 0.u 0.u 0.u V_LVS 0 0.u 0.u 0.u 0 0.u 0.u JINPIN ELETRIL OMPN LT.ZHUHI.S.E.Z HTV_POWER Size ocument Number Rev 0 ate: Saturday, July, 00 Sheet of

O-/R O0/R P0 O0-/R VG_ SF_E OUT_E OUT_VS VG_G VG_R UIO_IN_R OUT_HS P_R P_L UIO_IN_L TUNER_UL P P 0 P P P0 E/ P E-/ ELK/ ELK-/ P E0-/G P E-/ E0/G E/ E/G0 E-/G TUNER_UR K P_S VG_HS P_SL VG_VS SF_LK G G O/G S_ S_ O-/G OLK/R0 OLK-/R O/R O-/R O/R V_IN OLK-/R OLK/R0 O-/R O-/R E-/G O/G O0-/R O/R E-/ ELK-/ E0/G O-/G E/ E0-/G E-/ E/ E/G0 O0/R O/R ELK/ OUT_HS OUT_VS OUT_E K O0-/R O0/R O-/R O/R O-/R O/R OLK-/R OLK/R0 O-/G O/G G G E0-/G E0/G E-/G E/G0 E-/ E/ ELK-/ ELK/ E-/ E/ 0 POWON_L S SL P P P P POWON_L TUNER_UL TUNER_UR VG_VS VG_ VG_HS VG_R VG_G V_IN S_ S_ P_R P_L L_ON SF_LK P_SL P_S SL S SF_E L_ON UIO_IN_L UIO_IN_R FT_IF L_V V.V V_L V_R V_L V_R V_LVS V_ V V_OPLL V V V_U V_U V_U V_SS V_PLL V_LVS V_LVS V V V_ILL V_ V_LVS V_LVS V_LVPLL V V_ L_V L_V.V V_LVS POWON_L TUNER_UL TUNER_UR VG_ VG_R VG_G VG_HS VG_VS S_ V_IN S_ P_R P_L FT_IF SF_LK P_SL P_S SL S SF_E L_ON UIO_IN_L UIO_IN_R FT_IF L_V V.V V_L V_R Size ocument Number Rev ate: Sheet of JINPIN ELETRIL OMPN LT.ZHUHI.S.E.Z <oc> 0 MSHTV& LVS OUT Saturday, July, 00 Size ocument Number Rev ate: Sheet of JINPIN ELETRIL OMPN LT.ZHUHI.S.E.Z <oc> 0 MSHTV& LVS OUT Saturday, July, 00 Size ocument Number Rev ate: Sheet of JINPIN ELETRIL OMPN LT.ZHUHI.S.E.Z <oc> 0 MSHTV& LVS OUT Saturday, July, 00 W/MO Panel (LVS) 0 0.uF 0 0.uF R R R R R R R M R M RP.k RP.k 0 0 0 0 0 0 N HEER_*W N HEER_*W 0.uF 0.uF R.K R.K RIN_U LIN_U _U ROUT_U RIN_U _U V_U RIN_U LIN_U LIIN_U 0 LOUT_U SV_U Mono_LIN V_U _PLL V_PLL V VSS _LVS V_LVS 0 E-/[] E/[] []/P_ [0]/P_ V_LVS E/G[0] 0 E-/[] E/[] ELK-/[] ELK/[] E-/G[] E0/G[] E0-/G[] _LVS _LVPLL V_LVPLLL V_LVS V_LVS G[]/P_0 G[]/P_ 0 O/G[] O-/G[] OLK/R[0] OLK-/R[] O/R[] O-/R[] O/R[] O-/R[] O0/R[] O0-/R[] 0 V_LVS V_LVS GNS_LVS V VSS VSS_OPLL V_OPLL K/P_ OUT_E/P_ OUT_VS/P_ 0 OUT_HS/P_ L/P XOUT XIN V TEST_EN P_ V VSS 0 SVSS_ V V IN_VS/F_IN IN_HS GV_ IN_ IN_ 0 S_ G_ S_ RIN_ RIN_ SV_ V_ GIN_ GIN_ V_ILL RV_ PR_ R_ P_ 0 P_ FLSH_SO 0 FLSH_SI 0 FLSH_LK 00 P_/INT0 P_0/SL P_/S V _ILL Mono_RIN VIN0_SR VIN_SR VS_SR ROUT_ LOUT_ V_OUT V_ TV_ 0 _ V_ REF_ V V_ SV_SS VIN_SS V VSS 0 P_0 0 P_ 0 P_ 0 P_ 0 P_ 0 V 0 FLSH_E 0 U HTV_ U HTV_ 0.uF 0.uF N/pF N/pF R 0 R 0 R.K R.K R 0K R 0K 0pF 0pF EL E00 EL E00 0.uF 0.uF.nF.nF 0pF 0pF R R R R N N N N N 0 V V V V 0 HSN VSN E LK R R R 0 R R R R R0 G G G 0 G G G G G0 0 0 N ON\FP\0P-0.-L N ON\FP\0P-0.-L R0 R R0 R 0.uF 0.uF.nF.nF 0.uF 0.uF 0 0.uF 0 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF R.K R.K EL E00 EL E00 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF X MHz X MHz R R 0.uF 0.uF R 0 R 0 pf pf EL E00 EL E00 pf pf R.K R.K R R R R

S-Video Input P S-VIEO-Jack PJ-0-00 V V R0 R S_ S_ R 00.0. 00.0. R P R L R.k 00pF 00.k 00pF 00 0 u 00 R.K R00 00 R0.K R00 V_U R 00K/N R00 R K/N R00 P_R P_L 00..0 UIO_IN_L UIO_IN_R P_L P_R S_ S_ V_IN VG_R VG_G VG_ VG_VS VG_HS P_SL P_S UIO_IN_L UIO_IN_R P_L P_R S_ S_ V_IN VG_R VG_G VG_ VG_VS VG_HS P_SL P_S N 0 ON_.0/N Input V_UIO_LIN V_UIO_RIN R0 R R /N /N /N V_UIO_LIN V_UIO_RIN V_U R V-VG R V_L V_R V_L V_R P_S R R 0 VG_R VS Input P V R-.0 P V R-.0 VI R L VI R L V R.K 00pF 00 R R.K V_IN V_U R R k P_SL V-VG R0.k P_PHONEJK STEREO K.-NEW R u R 00K/N R00 R K/N R00 V/N V /N V /N R0.k/N R.k/N R0.k/N R.k/N 00k/N 00 0pF/N uf/n 0 uf/n R k/n 0pF/N R 00k/N V_L V_R R k/n V/N SOT P P V R-.0 00pF 00 u 00 R.K R00 R 00K/N R00 0 u 00 R.K R00 R0 K/N R00 VG_HS R 00K/N VG_VS R00 00..0 UIO_IN_L UIO_IN_R R K/N R00 k R V/N SOT R.k SOT V/N V-VG V/N SOT HS V/N SOT V-VG VS P -SU FEMLE SU/IP/F 0 VG Input G 0 P SOT V/N V-VG R V/N SOT P V-VG R R 0 VG_G R 0 VG_ 0.uF N elete V-VG 00--0 JINPIN ELETRIL OMPN LT.ZHUHI.S.E.Z UIO/VIEO INPUT Size ocument Number Rev HTV_ircuit_Input 0 ate: 00_0_ Sheet of

V V V U 0 P N00 V_ IN S SVRR OUT OUT VPP IN E R K UIO_L u IN 0 T 0.uF 0uF/V R K UIO_R R 0K R 0K u 0.0u IN 0.0u 00.0. E 00uF/V R_OUT L_OUT R R 0K/N 0K/N R-OUT L-OUT V_ R 0K R0 0K E L-OUT R-OUT E E 0u/V 0u/V P R L V R R.K N Q0 0 N MT 0 N E 00uf/V R 0K MT R 00 R 00 00pf/N R_OUT R K 0.uF Q 0 L_OUT Q 0 Q 0 00uF/V L_SP R_SP P P JINPIN ELETRIL OMPN LT.ZHUHI.S.E.Z UIO MP& PHONEJK STEREO K.-NEW earphone TO-SPEKER ON-.0 TO SPEKERS Size ocument Number Rev HTV_Single_MP 0 ate: 00-0-0 Sheet of N

RF G=.V V_Tuner V_Tuner R00 V_V U ET--S G TU S/E SL S V V V IFout FT_IF 0.u E 0uF/V V_V SL' S' RF-G NTS R=K p Q SMT0 Q MHz SMT0 R0.K E 0uF/V 0 0.u V_Tuner R0 0.u 00K EL ead 00 0K R0 0 0K 0.u R.K R0 V_Tuner R.R R0 0 R 00 R K RF-G N R0 00 R 00 S' SL' 0 0.0u 加测试点 FT SW IN ING SW KM0 OUT OUT R 00K 0.u 0 0.0u 000p R 0 0 0 0 0.u 0.u R0 R0 00 00 u 0 0.0u 0 R0 0K R.K 00p.K 0p E uf/v V_Tuner EL 0.u ead 00 E 00uF/0V EX- 0p 0p U RS00SP VIF SIF IN VIF F FILTER PORT SIF MIX F/ FT OUT P FILTER 0 E_EMPHSIS V UIO F/ VIEO OUT SL S EQ F/ IF T FILTER 0 UIO/SIF OUTPUT REF INPUT RF G EL RF G OUT VO F/ IF G FILTER pf LR OIL V_Tuner EL FT_IF FT_IF 0.0u SW IN SWOUT 0.0u 0.0u R 00 E0 ead 00 Q (0) 00uF/V 0.u V_Tuner TUNER_UL TUNER_UR V_Tuner TUNER_UL TUNER_UR ING KM0 OUT 0.u V_U 0.u 0 p TV_udio R K R00 R 0k V_Tuner R 0 R R R SL' S' SL' S' TV_udio=Vpp=.0V /R=.K TV_udio=Vpp=0mV /R=0K R TV_udio u R R 00k/N 00k/N TUNER_UR.K R.K u R0 R K/N K/N TUNER_UL JINPIN ELETRIL OMPN LT.ZHUHI.S.E.Z Tuner IF 00-0- Size ocument Number Rev HTV_Single_Tuner 0 ate: Saturday, July, 00 Sheet of

L_ON L_ON.V_L V J /.MM J /.MM R K u Q EL ead 00 P0N/SOT L0 0.UF/0V L_V E 0UF/V L_V L_V.V.V V V V V POWON_L POWON_L R 00K IN/SM POWON_L R K Q SMT0 N ON-.0 ON-.0 0.UF/0V R 0K 0.UF/V R 0k/N R0 00k Q SMT0 R.K R 0K L_ON V JINPIN ELETRIL OMPN LT.ZHUHI.S.E.Z Panel aclight Size ocument Number Rev 0 ate: Saturday, July, 00 Sheet of

N V K0 R G K K K K K K P.0 0 P P- V V- MENU POWER SOURE 0n/N R R00 R 0K R00 00-- Q0 SMT0 R K RE_LE R 0 R00 Q SMT0 R K R K R K/N R00 0n P P- V V- MENU POWER SOURE R R R OR R R0.0K R R H H MSK-TOP MSK-TOP JINPIN ELETRIL OMPN LT.ZHUHI.S.E.Z H P H P H P H P H H MSK-TOP MSK-TOP HTV_ Size ocument Number Rev 0 ate: Saturday, July, 00 Sheet of