Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

Similar documents
Chapter 2 : Boolean Algebra and Logic Gates

Boolean algebra. Examples of these individual laws of Boolean, rules and theorems for Boolean algebra are given in the following table.

Combinational Logic. Review of Combinational Logic 1

Logic Design. Chapter 2: Introduction to Logic Circuits

Chapter 2 Combinational Logic Circuits

This form sometimes used in logic circuit, example:

Boolean Algebra & Logic Gates. By : Ali Mustafa

Combinational Logic Circuits Part II -Theoretical Foundations

Computer Organization I

Lab 1 starts this week: go to your session

CS 226: Digital Logic Design

Slide Set 3. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Chapter 2: Switching Algebra and Logic Circuits

CHAPTER III BOOLEAN ALGEBRA

MC9211 Computer Organization

Combinational Logic Design Principles

Administrative Notes. Chapter 2 <9>

211: Computer Architecture Summer 2016

Slides for Lecture 10

Chapter 2. Boolean Algebra and Logic Gates

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

CHAPTER III BOOLEAN ALGEBRA

CHAPTER1: Digital Logic Circuits Combination Circuits

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

Boolean Algebra and Logic Gates

Chapter 2 Combinational Logic Circuits

Midterm1 Review. Jan 24 Armita

Boolean Algebra and Logic Simplification

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept.

CPE100: Digital Logic Design I

Chapter 7 Logic Circuits

Combinational Logic Fundamentals

Digital Circuit And Logic Design I. Lecture 3

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

KP/Worksheets: Propositional Logic, Boolean Algebra and Computer Hardware Page 1 of 8

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

Logic Gate Level. Part 2

Standard Expression Forms

Chapter 2 Boolean Algebra and Logic Gates

Boolean Algebra. Philipp Koehn. 9 September 2016

Chapter 2: Boolean Algebra and Logic Gates

ELCT201: DIGITAL LOGIC DESIGN

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Chapter 2 Combinational logic

Minimization techniques

BOOLEAN ALGEBRA CLASS XII. Presented By : Dinesh Patel PGT CS KV IIT Powai

Chapter 2 Boolean Algebra and Logic Gates

If f = ABC + ABC + A B C then f = AB C + A BC + AB C + A BC + A B C

WEEK 2.1 BOOLEAN ALGEBRA

Lecture 2 Review on Digital Logic (Part 1)

Theorem/Law/Axioms Over (.) Over (+)

Learning Objectives 10/7/2010. CE 411 Digital System Design. Fundamental of Logic Design. Review the basic concepts of logic circuits. Dr.

CHAPTER 12 Boolean Algebra

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE

Computer Organization I. Lecture 13: Design of Combinational Logic Circuits

Unit 2 Session - 6 Combinational Logic Circuits

Functions. Computers take inputs and produce outputs, just like functions in math! Mathematical functions can be expressed in two ways:

Digital Logic Design. Malik Najmus Siraj

University of Technology

L2: Combinational Logic Design (Construction and Boolean Algebra)

CHAPTER 7. Solutions for Exercises

Boolean Algebra and Digital Logic

BOOLEAN ALGEBRA TRUTH TABLE

EECS Variable Logic Functions

Binary logic consists of binary variables and logical operations. The variables are

Discrete Mathematics. CS204: Spring, Jong C. Park Computer Science Department KAIST

Chapter 4 BOOLEAN ALGEBRA AND THEOREMS, MINI TERMS AND MAX TERMS

Learning Objectives. Boolean Algebra. In this chapter you will learn about:

Combinational Logic Design/Circuits

Switches: basic element of physical implementations

Chapter 2 Combinational Logic Circuits

Part 1: Digital Logic and Gates. Analog vs. Digital waveforms. The digital advantage. In real life...

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

CprE 281: Digital Logic

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

CHAPTER 2 BOOLEAN ALGEBRA

Signals and Systems Digital Logic System

ENG2410 Digital Design Combinational Logic Circuits

Possible logic functions of two variables

ECE 238L Boolean Algebra - Part I

Prof.Manoj Kavedia 2 Algebra

Chapter-2 BOOLEAN ALGEBRA

Contents. Chapter 2 Digital Circuits Page 1 of 30

ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2

UNIVERSITI TENAGA NASIONAL. College of Information Technology

Chapter 3 Combinational Logic Design

BOOLEAN ALGEBRA. Introduction. 1854: Logical algebra was published by George Boole known today as Boolean Algebra

In Module 3, we have learned about Exclusive OR (XOR) gate. Boolean Expression AB + A B = Y also A B = Y. Logic Gate. Truth table

1 Boolean Algebra Simplification

EEE130 Digital Electronics I Lecture #4

Boolean Algebra, Gates and Circuits

Introduction to Digital Logic Missouri S&T University CPE 2210 Boolean Representations

Chapter 2 Boolean Algebra and Logic Gates

Number System conversions

Combinational logic. Possible logic functions of two variables. Minimal set of functions. Cost of different logic functions.

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

2009 Spring CS211 Digital Systems & Lab CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Transcription:

Boolean Expression Forms: Sum-of-products (SOP) Write an AND term for each input combination that produces a 1 output. Write the input variable if its value is 1; write its complement otherwise. OR the AND terms to get the final expression. Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC. Truth Table A B C F 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 1 1 1 1 1 Four product terms, because there are 4 rows with a 1 output. These can be simplified to F = AB + BC + AC : Since, by the Idempotence Law, ([ABC + ABC)] + ABC) = (ABC + ABC) = ABC, we can write F = A'BC + AB'C + ABC ' + ABC = A'BC + AB'C + ABC ' + ([ABC + ABC] + ABC). Grouping terms, F = (ABC + ABC ') + (ABC + AB'C) + (ABC + A'BC) = AB (C + C ') + A (B + B') C + (A + A') BC = AB + BC + AC. Each term written, where a 1 appears in the output, is called a minterm. For example, A'BC above is a minterm. Minterm: the term must contain an occurrence of all input variables (in complements or uncomplemented form) and be in SOP form. Ex: F(A,B) = AB + A B, both AB and A B are minterms Ex: F(A,B,C) = AB + A BC, AB is not a minterm, A BC is a minterm SOP form means that the gate network is a 2-level AND-OR gate network. SOP can also be written in the shorthand form of F = m( ), where the contained values are the decimal values of the inputs where the function output is 1. Ex: for the majority function F = m(3,5,6,7) Boolean Expression Forms: product-of-sums (POS): Dual of the SOP form. Write an OR term for each input combination that produces a 0 output. Write the input variable if its value is 0; write its complement otherwise.

Ex: F = (A + B + C) (A + B + C ') (A + B' + C) (A' + B + C) Truth Table A B C F 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 1 1 1 1 1 Four sum terms: Because there are 4 rows with a 0 output. These can be simplified to F = (A + B) (B + C) (A + C) : Since, by the Idempotence Law, [(A + B + C) (A + B + C)] (A + B + C) = [(A + B + C)] (A + B + C) = (A + B + C), we can write, F = (A + B + C) (A + B + C ') (A + B' + C) (A' + B + C) = [(A + B + C) (A + B + C)] (A + B + C) (A + B + C ') (A + B' + C) (A' + B + C). Grouping terms, F = [(A + B + C) (A + B + C ')] [(A + B + C) (A' + B + C)] [(A + B + C) (A + B' + C)] = [(A + B) + (C C ')] [(B + C) + (A A')] [(A + C) + (B B')] = [(A + B) + 0] [(B + C) + 0] [(A + C) + 0] = (A + B) (B + C) (A + C). Each term in the expression is called a maxterm. For example, (A + B + C) above is a maxterm. Minterm: the term must contain an occurrence of all input variables (in complements or uncomplemented form) and be in SOP form. Ex: F(A,B) = (A+B) (A + B), both are minterms Ex: F(A,B,C) = (A+B)(A +B+C), (A+B) is not a minterm, (A +B+C) is a minterm POS form means that the gate network is a 2-level OR-AND gate network. POS can also be written in the form of F = M ( ), where the contained values are the decimal values of the inputs where the function output is 0. Ex: for the majority function F = M (0,1,2,4) o Note: SOP and POS forms are duals of each other.

Simplifying Boolean Expressions o There is no exact formula for simplifying Boolean expressions. The key is to learn the Identities. Double Complement: (A')' = A Idempotence: A A = A A + A = A Inverse: A A' = 0 A + A' = 1 Null (or Dominance): A 0 = 0 A + 1 = 1 Identity: A + 0 = A A 1 = A Distributive: A (B + C) = A B + A C A + (B C) = (A + B) (A + C) Commutative: A B = B A A + B = B + A Associative: (A B) C = A (B C) (A + B) + C = A + (B + C) Absorption Law: A + (A B ) = A (proof: A + (A B) = (A + A) (A + B) = (A) (A + B) = A + (0 B) = A + 0 = A) A (A + B ) = A (proof: A (A + B) = (A A) + (A B) = (A) + (A B) = A (1 + B) = A 1 = A) Note that in these expressions, either A or B may stand for any complex Boolean expression. de Morgan's theorem: (A + B)' = A' B' (A B)' = A' + B' This theorem is widely used in Boolean logic design. Stated in words it is: To invert (negate) an expression, you replace the AND operator with the OR operator (and vice versa) and invert the individual terms. The theorem holds for any number of terms, so: (A + B + C)' = ( (A + B) + C)' = ( (A + B)' ) C ' = A' B' C ' ; and similarly: (A B C.... X)' = A' + B' + C ' +...... + X '. You may have noticed by now that rules are often given in pairs. It makes sense that in a binary system there is some kind of symmetry between the two operators AND and OR. For Boolean algebra this symmetry is called Duality. Every equation has its dual which one can generate by replacing the AND operators with ORs (and vice versa), and the constants 0 with 1 (and vice versa). For example, the dual equation of the important simplifying rule A + (A B) = A is A (A + B) = A. Do not mix up or get confused between a dual expression which is generated by the above rules and the complement (or inverted) expression which is generated by applying the NOT operator. The rules are similar, but they mean very different things.

2-level Gate Networks Basic gate networks are implemented in 2-levels. o Imagine a black box, with the input variables entering the box, and the output variables exiting the box. Inputs Black Box Outputs o Inside the black box, the logic gates and the implementation of the function is designed with logic gates. o For SOP expressions of minterms, a 2-level AND OR gate network is created inside the box. The input variables enter into the first level of gates, which are AND gates. Each term of the Boolean expression is created. Notice that the Boolean expression is written in this form: F = A'BC + AB'C + ABC ' + ABC (SUM OF THE PRODUCTS) The output of all the AND gates enter into an OR gate to create the output value. Ex: Majority function (after simplifying). Inputs to the black box are A, B and C; the output is F. o For POS expressions of maxterms, a 2-level OR AND gate network is created inside the box. The input variables enter into the first level of gates, which are OR gates. Each term of the Boolean expression is created. Notice that the Boolean expression is written in this form: F = (A + B + C) (A + B + C ') (A + B' + C) (A' + B + C) (PRODUCT OF THE SUMS) The output of all the OR gates enter into an AND gate to create the output value.

De Morgan s law NAND NAND Given the rules above, then if the output of the AND gates is inverted and then the values are again inverted at the input of the OR gate, the network becomes a NAND NAND network. To create a NAND NAND network you follow the same rules as for AND OR (SOP) and then negate the outputs of the AND gates and the inputs of the OR gate as shown above. NOR NOR Given de Morgan s rules above, then if the output of the OR gates is inverted and then the values are again inverted at the input of the AND gate, the network becomes a NOR NOR network. To create an NOR NOR network you follow the same rules as for OR AND (POS) and then negate the outputs of the OR gates and the inputs of the AND gate as shown above.