Lecture #23. Warning for HW Assignments and Exams: Make sure your writing is legible!! OUTLINE. Circuit models for the MOSFET

Similar documents
Lecture #39. Transistor Scaling

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Lecture 28 Field-Effect Transistors

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

EE105 - Fall 2006 Microelectronic Devices and Circuits

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

MOS Transistor I-V Characteristics and Parasitics

VLSI Design I; A. Milenkovic 1

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Course Administration. CPE/EE 427, CPE 527 VLSI Design I L04: MOS Transistors. Review: CMOS Process at a Glance

EE105 - Fall 2005 Microelectronic Devices and Circuits

EECS130 Integrated Circuit Devices

Check course home page periodically for announcements. Homework 2 is due TODAY by 5pm In 240 Cory

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

Integrated Circuits & Systems

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Biasing the CE Amplifier

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

Lecture 11: MOS Transistor

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

Chapter 13 Small-Signal Modeling and Linear Amplification

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOSFET: Introduction

6.012 Electronic Devices and Circuits

Lecture #27. The Short Channel Effect (SCE)

Lecture 010 ECE4430 Review I (12/29/01) Page 010-1

Device Models (PN Diode, MOSFET )

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -

Lecture 4: CMOS Transistor Theory

Practice 3: Semiconductors

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

MOS Transistor Theory

Long Channel MOS Transistors

ECE 546 Lecture 10 MOS Transistors

Chapter 4 Field-Effect Transistors

Announcements. EE105 - Fall 2005 Microelectronic Devices and Circuits. Lecture Material. MOS CV Curve. MOSFET Cross Section

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS Transistor Theory

Spring Semester 2012 Final Exam

6.012 Electronic Devices and Circuits Spring 2005

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

FET Small-Signal Analysis

Chapter 20. Current Mirrors. Basics. Cascoding. Biasing Circuits. Baker Ch. 20 Current Mirrors. Introduction to VLSI

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

Lecture 12: MOS Capacitors, transistors. Context

Power Dissipation. Where Does Power Go in CMOS?

The Devices: MOS Transistors

Lecture 11: J-FET and MOSFET

Lecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010

EE 560 MOS TRANSISTOR THEORY

FIELD-EFFECT TRANSISTORS

Lecture 3: CMOS Transistor Theory

CHAPTER 13. Solutions for Exercises

Objective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

6.012 MICROELECTRONIC DEVICES AND CIRCUITS

The Physical Structure (NMOS)

Electronic Devices and Circuits Lecture 15 - Digital Circuits: Inverter Basics - Outline Announcements. = total current; I D

Lecture 18. Common Source Stage

Midterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.

Device Models (PN Diode, MOSFET )

MOS Transistors Models

CMOS Inverter (static view)

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Electronic Circuits Summary

Long-channel MOSFET IV Corrections

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

B.Supmonchai June 26, q Introduction of device basic equations. q Introduction of models for manual analysis.

Circle the one best answer for each question. Five points per question.

VLSI Design I; A. Milenkovic 1

7.2.2 Noise Margins for the CMOS Inverter

Practice 7: CMOS Capacitance

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

VLSI Design I; A. Milenkovic 1

EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

Lecture 8: Ballistic FET I-V

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

EECS 141: FALL 05 MIDTERM 1

EEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Transcription:

Lecture #23 arning for H Assignments and Exams: Make sure your writing is legible!! OUTLINE MOFET I s. V characteristic Circuit models for the MOFET resistie switch model small-signal model Reference Reading Rabaey et al.: Chapter 3.3.2 Howe & odini: Chapter 4.5 Lecture 23, lide 1 MOFET I s. V Characteristic Typically, V is fixed when I is plotted as a function of V Long-channel MOFET V = 2.5 V > V AT hort-channel MOFET V = 2.5 V > V AT Lecture 23, lide 2

MOFET V T Measurement V T can be determined by plotting I s. V, using a low alue of V : I (A) I = k n L V V T V 2 V 0 V T V (V) Lecture 23, lide 3 ubthreshold Conduction (Leakage Current) The transition from the ON state to the OFF state is gradual. This can be seen more clearly when I is plotted on a logarithmic scale: In the subthreshold (V < V T ) region, V > 0 I qv exp nkt This is essentially the channelsource pn junction current. (ome electrons diffuse from the source into the channel, if this pn junction is forward biased.) Lecture 23, lide 4

Qualitatie Explanation for ubthreshold Leakage The channel V c (at the i surface) is capacitiely coupled to the gate oltage V G : n poly-i n n letion region EVICE V G p-type i C V = ε CIRCUIT MOEL V G i C ox C 1 N A V c Lecture 23, lide 5 Using the capacitie oltage diider formula (Lecture 12, lide 7): V c = C ox Cox C The forward bias on the channel-source pn junction increases with V G scaled by the factor C ox / (C ox C ) Cox C C n = = 1 C C ox V G ox lope Factor (or ubthreshold wing) is defined to be the inerse slope of the log (I ) s. V characteristic in the subthreshold region: V > 0 n kt q ln(10) Units: Volts per decade 1/ is the slope Note that 60 mv/dec at room temperature: kt ln( 10) = 60 mv q Lecture 23, lide 6

V T esign Trade-Off (Important consideration for digital-circuit applications) Low V T is desirable for high ON current I AT (V - V T ) η 1 < η < 2 where V is the power-supply oltage but high V T is needed for low OFF current log I Low V T I OFF,low VT High V T 0 I OFF,high VT Lecture 23, lide 7 V The MOFET as a Resistie witch For digital circuit applications, the MOFET is either OFF (V < V T ) or ON (V = V ). Thus, we only need to consider two I s. V cures: 1. the cure for V < V T 2. the cure for V = V I V = V (closed switch) R eq V V < V T (open switch) Lecture 23, lide 8

Equialent Resistance R eq In a digital circuit, an n-channel MOFET in the ON state is typically used to discharge a capacitor connected to its drain terminal: gate oltage V G = V source oltage V = 0 V drain oltage V initially at V, discharging toward 0 V I ATn k n = 2 L ( V V ) 2 Tn C load Lecture 23, lide 9 The alue of R eq should be set to the alue which gies the correct propagation delay (time required for output to fall to ½V ): R eq 3 V 4 I ATn 5 1 λnv 6 Typical MOFET Parameter Values For a gien MOFET fabrication process technology, the following parameters are known: V T (~0.5 V) C ox and k (<0.001 A/V 2 ) V AT ( 1 V) λ ( 0.1 V -1 ) Example R eq alues for 0.25 µm technology ( = L): How can R eq be decreased? Lecture 23, lide 10

MOFET Model for Analog Circuits For analog circuit applications, the MOFET is biased in the saturation region, and the circuit is designed to process incremental signals. A C operating point is established by the bias oltages V BIA and V, such that V > V V T Incremental oltages s and ds that are much smaller in magnitude perturb the operating point The MOFET small-signal model is a circuit which models the change in the drain current (i d ) in response to these perturbations V BIA s I i d R G MOFET V ds Lecture 23, lide 11 V NMOFET mall-ignal Model G i d gs g m gs r o ds g i id = i gm o i gs i L λi k ( V V ) ds = g Lecture 23, lide 12 T m gs g o ds output conductance transconductance