74LVC74A. 1. General description. 2. Features and benefits. Dual D-type flip-flop with set and reset; positive-edge trigger

Similar documents
Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

The 74LVC10A provides three 3-input NAND functions.

Dual JK flip-flop with set and reset; positive-edge trigger. The 74LVC109A is a dual positive edge triggered JK flip-flop featuring:

74LV General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive-edge trigger

Hex inverter with open-drain outputs

The 74LV08 provides a quad 2-input AND function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

74LVC125A. 1. General description. 2. Features and benefits. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74LVC07A-Q100. Hex buffer with open-drain outputs

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

2-input EXCLUSIVE-OR gate

74AHC74-Q100; 74AHCT74-Q100

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

7-stage binary ripple counter

74LVC273-Q100. Octal D-type flip-flop with reset; positive-edge trigger

Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state

74LVC74A-Q General description. 2. Features and benefits. Dual D-type flip-flop with set and reset; positive-edge trigger

Dual buffer/line driver; 3-state

74HC30-Q100; 74HCT30-Q100

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74HC2G08-Q100; 74HCT2G08-Q100

74HC109-Q100; 74HCT109-Q100

74HC107-Q100; 74HCT107-Q100

The 74AXP1G04 is a single inverting buffer.

The 74LV32 provides a quad 2-input OR function.

The 74LV08 provides a quad 2-input AND function.

74HC1G32-Q100; 74HCT1G32-Q100

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

74LVC32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

74HC1G02-Q100; 74HCT1G02-Q100

74ALVC04. 1 General description. 2 Features and benefits. 3 Ordering information. Hex inverter

The 74AUP2G34 provides two low-power, low-voltage buffers.

Octal bus transceiver; 3-state

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74LVC14A-Q100. Hex inverting Schmitt trigger with 5 V tolerant input

Dual buffer/line driver; 3-state

74AHC30-Q100; 74AHCT30-Q100

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC32-Q100; 74HCT32-Q100

74LVC541A-Q100. Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74LVC823A-Q General description. 2. Features and benefits

74LVC1G125-Q100. Bus buffer/line driver; 3-state

74HC74; 74HCT General description. 2. Features and benefits. 3. Ordering information

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

Bus buffer/line driver; 3-state

Octal buffer/line driver; 3-state

74HC74-Q100; 74HCT74-Q100

Low-power configurable multiple function gate

2-input single supply translating NAND gate

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74AHC14-Q100; 74AHCT14-Q100

8-bit serial-in/parallel-out shift register

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

Octal bus transceiver; 3-state

Dual JK flip-flop with reset; negative-edge trigger

74HC03-Q100; 74HCT03-Q100

Low-power configurable multiple function gate

8-bit parallel-in/serial-out shift register

74AHC541-Q100; 74AHCT541-Q100

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

The 74LVC00A provides four 2-input NAND gates.

Low-power triple buffer with open-drain output

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74HC08-Q100; 74HCT08-Q100

74HC153-Q100; 74HCT153-Q100

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74LVC1G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

Triple inverting Schmitt trigger

The 74LVC1G02 provides the single 2-input NOR function.

The 74ABT125 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74LVC126A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

Single supply translating buffer/line driver; 3-state

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74LVC2G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

Low-power buffer with voltage-level translator

The 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption.

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74AHC2G241; 74AHCT2G241

Transcription:

Rev. 7 20 November 2012 Product data sheet 1. General description The is a dual edge triggered D-type flip-flop with individual data (nd) inputs, clock (np) inputs, set (nsd) and (nrd) inputs, and complementary nq and nq outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the nq output on the LOW-to-HIGH transition of the clock pulse. The nd inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation. Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times. 2. Features and benefits 5 V tolerant inputs for interlacing with 5 V logic Wide supply voltage range from 1.2 V to 3.6 V MOS low power consumption Direct interface with TTL levels omplies with JEDE standard: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8-/JESD36 (2.7 V to 3.6 V) ESD protection: HBM JESD22-114F exceeds 2000 V MM JESD22-115-B exceeds 200 V DM JESD22-101E exceeds 1000 V Specified from 40 to +85 and 40 to +125

3. Ordering information Table 1. Type number Ordering information Package Temperature range Name Description Version D 40 to +125 SO14 plastic small outline package; 14 leads; body width 3.9 mm DB 40 to +125 SSOP14 plastic shrink small outline package; 14 leads; body width 5.3 mm PW 40 to +125 TSSOP14 plastic thin shrink small outline package; 14 leads; body width 4.4 mm BQ 40 to +125 DHVQFN14 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 3 0.85 mm 4. Functional diagram SOT108-1 SOT337-1 SOT402-1 SOT762-1 4 1SD 2 1D D SD Q 1Q 5 3 1P P FF Q 1Q 6 2 12 3 11 4 10 1SD 2SD SD 1D Q 1Q D 2D 2Q 1P P 2P FF 1Q Q 2Q RD 1RD 2RD 5 9 6 8 4 3 2 1 10 11 12 13 S 1 1D R S 1 1D R 5 6 9 8 1 1RD 10 2SD 12 2D 11 2P RD SD D P FF RD Q 2Q Q 2Q 9 8 1 13 mna418 mna419 13 2RD mna420 Fig 1. Logic symbol Fig 2. IE logic symbol Fig 3. Functional diagram Product data sheet Rev. 7 20 November 2012 2 of 19

Q D Q RD SD mna421 P Fig 4. Logic diagram for one flip-flop 5. Pinning information 5.1 Pinning 1RD 1 14 V terminal 1 index area 1RD V 1D 2 13 2RD 1D 1 14 2 13 2RD 1P 3 12 2D 1P 3 12 2D 1SD 1Q 1Q 4 5 6 74 11 10 9 2P 2SD 2Q 1SD 1Q 1Q 4 74 11 5 GND (1) 10 6 9 7 8 2P 2SD 2Q GND 7 8 2Q GND 2Q 001aad107 001aad106 Transparent top view (1) This is not a supply pin. The substrate is attached to this pad using conductive die attach material. There is no electrical or mechanical requirement to solder this pad. However, if it is soldered, the solder land should remain floating or be connected to GND. Fig 5. Pin configuration for SO14 and (T)SSOP14 Fig 6. Pin configuration for DHVQFN14 Product data sheet Rev. 7 20 November 2012 3 of 19

5.2 Pin description Table 2. Pin description Symbol Pin Description 1RD 1 asynchronous reset-direct input (active LOW) 1D 2 data input 1P 3 clock input (LOW-to-HIGH, edge-triggered) 1SD 4 asynchronous set-direct input (active LOW) 1Q 5 true output 1Q 6 complement output GND 7 ground (0 V) 2Q 8 complement output 2Q 9 true output 2SD 10 asynchronous set-direct input (active LOW) 2P 11 clock input (LOW-to-HIGH, edge-triggered) 2D 12 data input 2RD 13 asynchronous reset-direct input (active LOW) V 14 supply voltage 6. Functional description Table 3. Function table [1] Input Output nsd nrd np nd nq nq L H X X H L H L X X L H L L X X H H [1] H = HIGH voltage level L = LOW voltage level X = don t care Table 4. Function table [1] Input Output nsd nrd np nd nq n+1 nq n+1 H H L L H H H H H L [1] H = HIGH voltage level L = LOW voltage level = LOW-to-HIGH transition Q n+1 = state after the next LOW-to-HIGH P transition X = don t care Product data sheet Rev. 7 20 November 2012 4 of 19

7. Limiting values Table 5. Limiting values In accordance with the bsolute Maximum Rating System (IE 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter onditions Min Max Unit V supply voltage 0.5 +6.5 V I IK input clamping current V I < 0 V 50 - m V I input voltage [1] 0.5 +6.5 V I OK output clamping current V O > V or V O < 0 V - 50 m V O output voltage [2] 0.5 V + 0.5 V I O output current V O = 0 V to V - 50 m I supply current - 100 m I GND ground current 100 - m T stg storage temperature 65 +150 P tot total power dissipation T amb = 40 to +125 [3] - 500 mw [1] The minimum input voltage ratings may be exceeded if the input current ratings are observed. [2] The output voltage ratings may be exceeded if the output current ratings are observed. [3] For SO14 packages: above 70 the value of P tot derates linearly with 8 mw/k. For (T)SSOP14 packages: above 60 the value of P tot derates linearly with 5.5 mw/k. For DHVQFN14 packages: above 60 the value of P tot derates linearly with 4.5 mw/k. 8. Recommended operating conditions Table 6. Recommended operating conditions Symbol Parameter onditions Min Typ Max Unit V supply voltage for maximum speed performance 1.65-3.6 V for low-voltage applications 1.2-3.6 V V I input voltage 0-5.5 V V O output voltage 0 - V V T amb ambient temperature 40 - +125 t/ V input transition rise and V = 1.65 V to 2.7 V 0-20 ns/v fall rate V = 2.7 V to 3.6 V 0-10 ns/v Product data sheet Rev. 7 20 November 2012 5 of 19

9. Static characteristics Table 7. Static characteristics t recommended operating conditions. Voltages are referenced to GND (ground = 0 V). Symbol Parameter onditions 40 to +85 40 to +125 Unit Min Typ [1] Max Min Max V IH HIGH-level V = 1.2 V 1.08 - - 1.08 - V input voltage V = 1.65 V to 1.95 V 0.65 V - - 0.65 V - V V = 2.3 V to 2.7 V 1.7 - - 1.7 - V V = 2.7 V to 3.6 V 2.0 - - 2.0 - V V IL LOW-level V = 1.2 V - - 0.12-0.12 V input voltage V = 1.65 V to 1.95 V - - 0.35 V - 0.35 V V V = 2.3 V to 2.7 V - - 0.7-0.7 V V = 2.7 V to 3.6 V - - 0.8-0.8 V V OH HIGH-level V I =V IH or V IL output I O = 100 ; voltage V =1.65Vto3.6V V 0.2 - - V 0.3 - V I O = 4 m; V = 1.65 V 1.2 - - 1.05 - V I O = 8 m; V = 2.3 V 1.8 - - 1.65 - V I O = 12 m; V = 2.7 V 2.2 - - 2.05 - V I O = 18 m; V = 3.0 V 2.4 - - 2.25 - V I O = 24 m; V = 3.0 V 2.2 - - 2.0 - V V OL I I I I I LOW-level output voltage input leakage current supply current additional supply current input capacitance V I =V IH or V IL I O = 100 ; - - 0.2-0.3 V V = 1.65 V to 3.6 V I O =4m; V = 1.65 V - - 0.45-0.65 V I O =8m; V = 2.3 V - - 0.6-0.8 V I O =12m; V = 2.7 V - - 0.4-0.6 V I O =24m; V = 3.0 V - - 0.55-0.8 V V = 3.6 V; V I =5.5VorGND - 0.1 5-20 V = 3.6 V; V I =V or GND; I O =0-0.1 10-40 per input pin; - 5 500-5000 V = 2.7 V to 3.6 V; V I =V 0.6 V; I O =0 V = 0 V to 3.6 V; - 4.0 - - - pf V I =GNDtoV [1] ll typical values are measured at V = 3.3 V (unless stated otherwise) and T amb =25. Product data sheet Rev. 7 20 November 2012 6 of 19

10. Dynamic characteristics Table 8. Dynamic characteristics Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 9. Symbol Parameter onditions 40 to +85 40 to +125 Unit Min Typ [1] Max Min Max t pd propagation np to nq, nq; see Figure 7 [2] delay V = 1.2 V - 15 - - - ns V = 1.65 V to 1.95 V 1.0 5.0 10.3 1.0 11.9 ns V = 2.3 V to 2.7 V 1.8 2.9 5.8 1.8 6.7 ns V = 2.7 V 1.0 2.7 6.0 1.0 7.5 ns V = 3.0 V to 3.6 V 1.0 2.6 5.2 1.0 6.5 ns nsd tonq, nq; see Figure 8 V = 1.2 V - 15 - - - ns V = 1.65 V to 1.95 V 0.5 4.0 10.6 0.5 12.2 ns V = 2.3 V to 2.7 V 1.0 2.4 6.1 1.0 7.1 ns V = 2.7 V 1.0 2.9 6.4 1.0 8.0 ns V = 3.0 V to 3.6 V 1.0 2.2 5.4 1.0 7.0 ns nrd to nq, nq; see Figure 8 V = 1.2 V - 15 - - - ns V = 1.65 V to 1.95 V 0.5 4.1 10.7 0.5 12.4 ns V = 2.3 V to 2.7 V 1.0 2.4 6.1 1.0 7.1 ns V = 2.7 V 1.0 3.0 6.4 1.0 8.0 ns V = 3.0 V to 3.6 V 1.0 2.2 5.4 1.0 7.0 ns t W pulse width clock HIGH or LOW; see Figure 7 V = 1.65 V to 1.95 V 5.0 - - 5.0 - ns V = 2.3 V to 2.7 V 4.0 - - 4.0 - ns V = 2.7 V 3.3 - - 4.5 - ns V = 3.0 V to 3.6 V 3.3 1.3-4.5 - ns set or reset LOW; see Figure 8 V = 1.65 V to 1.95 V 5.0 - - 5.0 - ns V = 2.3 V to 2.7 V 4.0 - - 4.0 - ns V = 2.7 V 3.3 - - 4.5 - ns V = 3.0 V to 3.6 V 3.3 1.7-4.5 - ns t rec recovery time set or reset; see Figure 8 V = 1.65 V to 1.95 V 1.5 - - 1.5 - ns V = 2.3 V to 2.7 V 1.5 - - 1.5 - ns V = 2.7 V 1.5 - - 1.0 - ns V = 3.0 V to 3.6 V +1.0 3.0-1.0 - ns Product data sheet Rev. 7 20 November 2012 7 of 19

Table 8. Dynamic characteristics continued Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 9. Symbol Parameter onditions 40 to +85 40 to +125 Unit Min Typ [1] Max Min Max t su set-up time nd to np; see Figure 7 V = 1.65 V to 1.95 V 3.0 - - 3.0 - ns V = 2.3 V to 2.7 V 2.5 - - 2.5 - ns V = 2.7 V 2.2 - - 2.2 - ns V = 3.0 V to 3.6 V 2.0 0.8-2.0 - ns t h hold time nd to np; see Figure 7 V = 1.65 V to 1.95 V 2.0 - - 2.0 - ns V = 2.3 V to 2.7 V 1.5 - - 1.5 - ns V = 2.7 V 1.0 - - 1.0 - ns V = 3.0 V to 3.6 V +1.0 0.2-1.0 - ns f max maximum np; see Figure 7 frequency V = 1.65 V to 1.95 V 100 - - 80 - MHz V = 2.3 V to 2.7 V 125 - - 100 - MHz V = 2.7 V 150 - - 120 - MHz V = 3.0 V to 3.6 V 150 250-120 - MHz t sk(o) output skew time V = 3.0 V to 3.6 V [3] - - 1.0-1.5 ns PD power per flip-flop; V I =GNDtoV [4] dissipation V = 1.65 V to 1.95 V - 12.4 - - - pf capacitance V = 2.3 V to 2.7 V - 16.0 - - - pf V = 3.0 V to 3.6 V - 19.1 - - - pf [1] Typical values are measured at T amb =25 and V = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively. [2] t pd is the same as t PLH and t PHL. [3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design. [4] PD is used to determine the dynamic power dissipation (P D in W). P D = PD V 2 f i N+ ( L V 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz L = output load capacitance in pf V = supply voltage in Volts N = number of inputs switching ( L V 2 f o ) = sum of the outputs Product data sheet Rev. 7 20 November 2012 8 of 19

11. waveforms V I nd input GND t h t h t su t su 1/f max V I np input GND t W V OH t PHL t PLH nq output V OL V OH nq output V OL t PLH t PHL mna422 Fig 7. The shaded areas indicate when the input is permitted to change for predictable output performance. Measurement points are given in Table 9. V OL and V OH are typical output voltage levels that occur with the output load. The clock input (np) to output (nq, nq) propagation delays, the clock pulse width, the nd to np set-up, the np to nd hold times, and the maximum frequency Product data sheet Rev. 7 20 November 2012 9 of 19

V I np input GND t rec V I nsd input GND t W t W V I nrd input GND t PLH t PHL V OH nq output V OL V OH nq output V OL t PHL t PLH mna423 Fig 8. Measurement points are given in Table 9. V OL and V OH are typical output voltage levels that occur with the output load. The set (nsd) and reset (nrd) input to output (nq, nq) propagation delays, the set and reset pulse widths, and the nrd to np recovery time Table 9. Measurement points Supply voltage Input Output V V I 1.2 V V 0.5 V 0.5 V 1.65 V to 1.95 V V 0.5 V 0.5 V 2.3 V to 2.7 V V 0.5 V 0.5 V 2.7 V 2.7 V 1.5 V 1.5 V 3.0 V to 3.6 V 2.7 V 1.5 V 1.5 V Product data sheet Rev. 7 20 November 2012 10 of 19

V I negative pulse 0 V 90 % 10 % t W t f t r t r t f V I positive pulse 0 V 10 % 90 % t W V PULSE GENERTOR V I DUT V O RT L RL 001aaf615 Fig 9. Test data is given in Table 10. Definitions for test circuit: R L = Load resistance. L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to output impedance Z o of the pulse generator. Load circuitry for switching times Table 10. Test data Supply voltage Input Load V EXT V V I t r, t f L R L t PLH, t PHL t PLZ, t PZL t PHZ, t PZH 1.2 V V 2 ns 30 pf 1 k open 2 V GND 1.65 V to 1.95 V V 2 ns 30 pf 1 k open 2 V GND 2.3 V to 2.7 V V 2 ns 30 pf 500 open 2 V GND 2.7V 2.7V 2.5 ns 50 pf 500 open 2 V GND 3.0Vto3.6V 2.7V 2.5 ns 50 pf 500 open 2 V GND Product data sheet Rev. 7 20 November 2012 11 of 19

12. Package outline SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 D E X c y H E v M Z 14 8 Q pin 1 index 2 1 ( ) 3 θ L p 1 7 L e b p w M detail X 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 0.25 1.75 0.10 0.069 0.010 0.004 1 2 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 1.45 1.25 0.057 0.049 0.25 0.01 0.49 0.36 0.019 0.014 0.25 0.19 0.0100 0.0075 8.75 8.55 0.35 0.34 4.0 3.8 0.16 0.15 1.27 6.2 5.8 0.244 0.228 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 0.05 1.05 0.041 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.024 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION REFERENES IE JEDE JEIT EUROPEN PROJETION ISSUE DTE SOT108-1 076E06 MS-012 99-12-27 03-02-19 Fig 10. Package outline SOT108-1 (SO14) Product data sheet Rev. 7 20 November 2012 12 of 19

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1 D E X c y H E v M Z 14 8 Q 2 1 ( ) 3 pin 1 index 1 7 detail X L p L θ e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 2 3 b p c D (1) E (1) e H E L L p Q v w y Z(1) max. 0.21 1.80 0.38 0.20 6.4 5.4 7.9 1.03 0.9 1.4 mm 2 0.25 0.65 1.25 0.2 0.13 0.1 0.05 1.65 0.25 0.09 6.0 5.2 7.6 0.63 0.7 0.9 θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENES IE JEDE JEIT EUROPEN PROJETION ISSUE DTE SOT337-1 MO-150 99-12-27 03-02-19 Fig 11. Package outline SOT337-1 (SSOP14) Product data sheet Rev. 7 20 November 2012 13 of 19

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1 D E X c y H E v M Z 14 8 pin 1 index 2 1 Q ( ) 3 θ 1 7 e b p w M detail X L p L 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 2 3 b p c D (1) E (2) e H (1) E L L p Q v w y Z max. mm 1.1 0.15 0.05 0.95 0.80 0.25 0.30 0.19 0.2 0.1 5.1 4.9 4.5 4.3 0.65 6.6 6.2 1 0.75 0.50 0.4 0.3 0.2 0.13 0.1 0.72 0.38 θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENES IE JEDE JEIT SOT402-1 MO-153 EUROPEN PROJETION ISSUE DTE 99-12-27 03-02-18 Fig 12. Package outline SOT402-1 (TSSOP14) Product data sheet Rev. 7 20 November 2012 14 of 19

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1 D B E 1 c terminal 1 index area detail X terminal 1 index area e 1 e b 2 6 v M w M B y 1 y L 1 7 E h e 14 8 13 9 D h X 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT (1) max. 1 b c D (1) D h E (1) Eh e e1 L v w y y 1 mm 1 0.05 0.00 0.30 0.18 0.2 3.1 2.9 1.65 1.35 2.6 2.4 1.15 0.85 0.5 2 0.5 0.3 0.1 0.05 0.05 0.1 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. OUTLINE VERSION REFERENES IE JEDE JEIT SOT762-1 - - - MO-241 - - - EUROPEN PROJETION ISSUE DTE 02-10-17 03-01-27 Fig 13. Package outline SOT762-1 (DHVQFN14) Product data sheet Rev. 7 20 November 2012 15 of 19

13. bbreviations Table 11. cronym DM DUT ESD HBM MM TTL bbreviations Description harged Device Model Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 14. Revision history Table 12. Revision history Document ID Release date Data sheet status hange notice Supersedes v.7 20121120 Product data sheet - v.6 Modifications: Table 6, Table 7, Table 8, Table 9 and Table 10: values added for lower voltage ranges. v.6 20070604 Product data sheet - v.5 v.5 20070525 Product data sheet - v.4 v.4 20030526 Product specification - v.3 v.3 20020618 Product specification - v.2 v.2 19980617 Product specification - v.1 v.1 19980617 Product specification - - Product data sheet Rev. 7 20 November 2012 16 of 19

15. Legal information 15.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 15.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 15.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. ustomers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). ustomers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). ustomer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IE 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the haracteristics sections of this document is not warranted. onstant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Product data sheet Rev. 7 20 November 2012 17 of 19

Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia s warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia s specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia s standard warranty and Nexperia s product specifications. Translations non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 15.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 16. ontact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Product data sheet Rev. 7 20 November 2012 18 of 19

17. ontents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 2 4 Functional diagram...................... 2 5 Pinning information...................... 3 5.1 Pinning............................... 3 5.2 Pin description......................... 4 6 Functional description................... 4 7 Limiting values.......................... 5 8 Recommended operating conditions........ 5 9 Static characteristics..................... 6 10 Dynamic characteristics.................. 7 11 waveforms.......................... 9 12 Package outline........................ 12 13 bbreviations.......................... 16 14 Revision history........................ 16 15 Legal information....................... 17 15.1 Data sheet status...................... 17 15.2 Definitions............................ 17 15.3 Disclaimers........................... 17 15.4 Trademarks........................... 18 16 ontact information..................... 18 17 ontents.............................. 19 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 20 November 2012