Fiducial Marks for EUV mask blanks. Jan-Peter Urbach, James Folta, Cindy Larson, P.A. Kearney, and Thomas White

Similar documents
STANDARD: SPECIFICATION FOR PROTECTIVE ENCLOSURE AND CARRIER SYSTEMS USED TO TRANSPORT AND STORE ( INCH EUV RETICLES

Photomasks. Photolithography Evolution 9/11/2004 ECE580- MPE/MASKS/PHOTOMASKS.PPT

Monitoring EUV Reticle Molecular Contamination on ASML s Alpha Demo Tool

EUV Lithography Towards Industrialization

ASML Approach to Euv Reticle Handling

EUVL Readiness for High Volume Manufacturing

We published the text from the next page.

IEUVI Mask Technical Working Group

Nanoparticle Contamination Control and Metrology for the EUVL Systems

Progress on ASML s EUV Alpha Demo Tool

Overview of EUV Lithography and EUV Optics Contamination

Actinic review of EUV masks: First results from the AIMS EUV system integration

Dan Smith 2016 EUV Mask Pellicle TWG San Jose CA 21 Feb 2016

Development status of back-end process for UV-NIL template fabrication

Title: ASML Stepper Semiconductor & Microsystems Fabrication Laboratory Revision: B Rev Date: 12/21/2010

Cost of Ownership Considerations for Maskless Lithography

Thin Wafer Handling Debonding Mechanisms

Cost Implications of EUV Lithography Technology Decisions

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1

EUV Lithography Status and Key Challenges for HVM Implementation

Analysis of carbon contamination on EUV mask using CSM/ ICS

Chapter 3 : ULSI Manufacturing Technology - (c) Photolithography

High NA the Extension Path of EUV Lithography. Dr. Tilmann Heil, Carl Zeiss SMT GmbH

Thin Wafer Handling Challenges and Emerging Solutions

Photolithography II ( Part 1 )

EV Group. Enabling processes for 3D interposer. Dr. Thorsten Matthias EV Group

SiO 2 Buffer-Etch Processes with a TaN Absorber for EUV Mask Fabrication

Techniques for directly measuring the absorbance of photoresists at EUV wavelengths

Lecture 14 Advanced Photolithography

Current development status of Shin-Etsu EUV pellicle

Lithography and Etching

LATEST INSIGHTS IN MATERIAL AND PROCESS TECHNOLOGIES FOR INTERPOSER AND 3D STACKING

Supplementary Information Our InGaN/GaN multiple quantum wells (MQWs) based one-dimensional (1D) grating structures

Critical Dimension Uniformity using Reticle Inspection Tool

The Removal of Nanoparticles from Nanotrenches Using Megasonics

Technology Choices, Challenges and Timing Requirements for Nanolithography at the 32nm Node and Beyond

Lecture 0: Introduction

Passionately Innovating With Customers To Create A Connected World

CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM

SHRINK. STACK. INTEGRATE.

Measurement of EUV scattering from Mo/Si multilayer mirrors

Optical Measurements of Critical Dimensions at Several Stages of the Mask Fabrication Process

Nanoparticle Contamination Control in EUVL Systems: Carrier, Scanner and Metrology -- A Review

Resist-outgas testing and EUV optics contamination at NIST

Fig The electron mobility for a-si and poly-si TFT.

Pattern Transfer- photolithography

XBC300 Gen2. Fully-automated debonder and Cleaner

Toward Clean Suspended CVD Graphene

Defects Panel Discussion

A short pulsed laser cleaning system for EUVL tool

Impact of Pellicle on Overlay in Double Patterning Lithography

Visual Test Light Scattering Reticle. Users Guide

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Ali Javey. Fall 2009.

UNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

Figure 1: Graphene release, transfer and stacking processes. The graphene stacking began with CVD

Update in Material and Process Technologies for 2.5/3D IC Dr. Rainer Knippelmeyer CTO and VP R&D, SÜSS MicroTec AG

SCI. Scientific Computing International. Scientific Computing International. FilmTek. Raising Thin Film Metrology Performance to a New Level

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications

Section 3: Etching. Jaeger Chapter 2 Reader

Achieving Tight sigmas in Bit Patterned Media

Supplementary Figure 1 Detailed illustration on the fabrication process of templatestripped

Design of Attenuated Phase-shift shift Mask with ITO Absorber for Extreme Ultraviolet Lithography

Technologies VII. Alternative Lithographic PROCEEDINGS OF SPIE. Douglas J. Resnick Christopher Bencher. Sponsored by. Cosponsored by.

Optimizing Graphene Morphology on SiC(0001)

Design Study. Carl Zeiss Microelectronic Systems GmbH Enabling the Nano-Age World

Chromeless Phase Lithography (CPL)

Swing Curves. T h e L i t h o g r a p h y T u t o r (Summer 1994) Chris A. Mack, FINLE Technologies, Austin, Texas

Three Approaches for Nanopatterning

Nanoparticle/AMC Contamination Control and Metrology for the EUVL Systems

A Reticle Correction Technique to Minimize Lens Distortion Effects

Figure 1 below shows the generic process flow of an LELE method of double patterning.

Magnetic Data Storage with Patterned Media

2.76/2.760 Multiscale Systems Design & Manufacturing

Déposition séléctive le rêve reviens

Carbon removal from trenches on EUV reticles

Sensors and Metrology. Outline

Lithography. The Crystal Growth and Reticle Degradation Exposé. Reticle Surface Contaminants and Their Relationship to Sub-pellicle Particle Formation

ECE520 VLSI Design. Lecture 8: Interconnect Manufacturing and Modeling. Payman Zarkesh-Ha

Accurate detection of interface between SiO 2 film and Si substrate

Advanced Texturing of Si Nanostructures on Low Lifetime Si Wafer

Lithography Challenges Moore s Law Rising Costs and Challenges of Advanced Patterning

The study for image placement repeatability of EUV mask on the flat chuck

Status of EUV Sources for Mask Metrology

Current status, challenges, and outlook of EUV Lithography for High Volume Manufacturing

Wavelength-Specific Reflections A Decade of EUV Mask Inspection Research

MOCVD Carrier Emissivity and Temperature Uniformity Characterization

Technical Note ITER Bolometer sensors

Marcus Klein, SURAGUS GmbH

GCA AS200 Job Preparation

Anisotropy Distributions in Patterned Magnetic Media

Characterization of Optical Proximity Correction Features

Feature Profile Evolution during Shallow Trench Isolation (STI) Etch in Chlorine-based Plasmas

Supporting Online Material for

Advances in Back-side Via Etching of SiC for GaN Device Applications

Optical Proximity Correction

EE143 LAB. Professor N Cheung, U.C. Berkeley

Micro- and Nano-Technology... for Optics

Temporary Wafer Bonding - Key Technology for 3D-MEMS Integration

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

ALIGNMENT ACCURACY IN A MA/BA8 GEN3 USING SUBSTRATE CONFORMAL IMPRINT LITHOGRAPHY (SCIL)

Transcription:

Fiducial Marks for EUV mask blanks Jan-Peter Urbach, James Folta, Cindy Larson, P.A. Kearney, and Thomas White

Fiducial marks are laser scribed on 200 mm wafers to enable defect registration on metrology tools Y Y ~150 um ~5 mm Y ~3 mm Fiducials are located in the 12, 3 and 6 o clock position with respect to the wafer notch, in the shape of a Y Detailed view of a fiducial-marked region with dimensions Single laser-scribed fiducial Diameter = 85+/-15 um Depth of each scribed circle = range ~30-80um SEM image of a single laser-scribed fiducial mark

No evidence was found of fiducial mark writing creating defects on 200 mm wafers A study of 616 200 mm wafers as received from the supplier showed no evidence of contamination from the fiducial writing process. * As received defect density (cm -2 ) 90 nm PSL equivalent sensitivity 0.04 0.03 0.02 0.01 0 Measured Defect Density Average Defect Density 0 2 4 6 8 10 Distance from fiducial (cm) * Current (July 2002) inspection excludes defects closer than 7mm from the fiducial from detection, so this data cannot rule out adders closer than 7mm from the fiducial.

Etching fiducial marks on 6-Inch square quartz plates* Design layout on 6 inch plate consists of 7 boxes with a cross feature in each, in the overall shape of a C. SEM image of one of the boxes SEM image of cross feature inside box DIMENSIONS Dimensions of the fiducials consist of a 1mm 2 box with 800um wide border. In the center is an asymmetrical cross, composed of two intersecting lines, 7um in x, 9um in y. Each is 1um wide. PATTERNING PROCESS The patterning process consists of the deposition of a thin Cu layer (90A) and a resist which is patterned with an ebeam writer. The pattern is transferred through the Cu layer using RIE etch, resulting in a 250nm trench in the quartz. Cu and resist are stripped, and the plate is given a final clean. *Fiducial process developed at IBM, courtesy of K. Racette and E. Fisch

The current problem: Defect mitigation schemes are considered necessary for EUV masks already at the mask blank level (i.e. before patterning). Such strategies include blank inspection, defect characterization and repair. Reliable relocation of a defect in different tools is necessary. Substrate specifications not stringent enough to accomplish this. Reference marks necessary to establish a coordinate system.

Requirements: At least two marks to align mask. Three marks to remove rotational component. Well defined positions with respect to substrate. Sufficient contrast for various techniques (e.g. optical, EUV, e-beam, others). Pattern and contrast suitable to meet defect location accuracy, >1µm? Easy to manufacture.

Questions: Introduce at what level (at least on top of ML stack but on substrate might be beneficial?) Visible up to which level? Should they be used during patterning process as well (e.g. pattern generator, patterned inspection and repair)? Required defect relocation accuracy? Fiducials needed on the mask backside?

Where to introduce? Buffer Absorber Multilayer substrate Cross-section of EUVL mask? Blank fiducial Top of substrate? Top of ML stack? Top of absorber?

Possible locations for fiducial marks. 4 DM 3 Not reserved 5 Reserved Pattern Area Suggested -Data Matrix ID -Fiducial marks (1-2-4 or 2-3-5) Alternatives: -DM placed at #5 -DM placed where a barcode may be removed 1 2

Fiducial Mark Summary Laser scribed fiducial marks on 200 mm Si wafers did not appear to increase defect levels - at a baseline of 0.03/cm 2 at 90 nm PSL equivalent sensitivity. Fiducial marks were etched on quartz plates to enable defect registration. Fiducial marks used in the ISMT experiment were never carrier forward (not a planned outcome of the project). EUV mask blanks will need some fiducial approach to map defects during inspection and re-locate defects during repair. Permanent fiducials can be used for other applications in the mask lifetime flow (patterning registration, mask registration on the exposure chuck w/o kinematics). Positions, positional tolerances, and mark quality throughout the deposition process must be determined. Locating frame similar to NIST needed; something human-visible? Introduction step must be determined (substrate?) this will be a new operation. Pilot experiment at ISMT-N will assess if substrate marks can propagate during the film deposition processes.