N-Channel Enhancement-Mode Vertical DMOS FET

Similar documents
N-Channel Enhancement-Mode Vertical DMOS FETs

N-Channel Enhancement-Mode Vertical DMOS FET

Supertex inc. TN0104. N-Channel Enhancement-Mode Vertical DMOS FET. Features. General Description. Applications. Ordering Information.

N-Channel Depletion-Mode DMOS FET

GP1M003A080H/ GP1M003A080F GP1M003A080HH/ GP1M003A080FH

500V N-Channel MOSFET

Over Current Protection Circuits Voltage controlled DC-AC Inverters Maximum operating temperature of 175 C

AO3411 P-Channel Enhancement Mode Field Effect Transistor

BSS84 P-Channel Enhancement Mode Field-Effect Transistor

AO4607, AO4607L(Lead-Free) Complementary Enhancement Mode Field Effect Transistor

IXTH80N65X2 V DSS. X2-Class Power MOSFET = 650V I D25. = 80A 38m. R DS(on) N-Channel Enhancement Mode Avalanche Rated TO-247 G D S

AOP606 Complementary Enhancement Mode Field Effect Transistor

AO4802 Dual N-Channel Enhancement Mode Field Effect Transistor

TrenchT2 TM Power MOSFET

Dual N-/Dual P-Channel 30-V (D-S) MOSFETs

Complementary (N- and P-Channel) MOSFET

CPC3730CTR. 350V N-Channel Depletion-Mode FET (SOT-89) INTEGRATED CIRCUITS DIVISION

Over current protection circuits Voltage controlled DC-AC inverters Maximum operating temperature of 175 C

TrenchT2 TM Power MOSFET

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

AON4605 Complementary Enhancement Mode Field Effect Transistor

N- & P-Channel Enhancement Mode Field Effect Transistor

Over Current Protection Circuits Voltage controlled DC-AC Inverters Maximum operating temperature of 175 C

TSP10N60M / TSF10N60M

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

Over current protection circuits Voltage controlled DC-AC inverters Maximum operating temperature of 175 C

Over current protection circuits Voltage controlled DC-AC inverters Maximum operating temperature of 175 C

AO4620 Complementary Enhancement Mode Field Effect Transistor

N-Channel 20-, 30-, 40-V (D-S) MOSFETs

AO7401 P-Channel Enhancement Mode Field Effect Transistor

LSIC1MO120E V N-channel, Enhancement-mode SiC MOSFET

Max Q1. Symbol V GS I DM 15 I DSM 7.8 I AS E AS V SPIKE P D 2.5 P DSM. Junction and Storage Temperature Range T J, T STG

IXFL32N120P. Polar TM HiPerFET TM Power MOSFET V DSS I D25 = 1200V = 24A. 300ns. Preliminary Technical Information. R DS(on) t rr

APQ02SN60AA-XXJ0 APQ02SN60AB DEVICE SPECIFICATION. 600V/2A N-Channel MOSFET

SSF65R580F. Main Product Characteristics 700V. V J max. 0.52Ω (typ.) I D 8.0A TO-220F. Features and Benefits. Description

Features. T A =25 o C unless otherwise noted

IXTT440N04T4HV V DSS

SPECIFICATIONS (T J = 25 C, unless otherwise noted)

IXFT100N30X3HV IXFH100N30X3

2SJ182(L), 2SJ182(S)

SIPMOS Small-Signal Transistor BSP 149

NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant

IXFH400N075T2 IXFT400N075T2

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

IXFK360N15T2 IXFX360N15T2

IXTA24N65X2 IXTP24N65X2 IXTH24N65X2

AOT404 N-Channel Enhancement Mode Field Effect Transistor

Type V DS I D R DS(on) Package Ordering Code BTS V 10 A 0.2 Ω TO-220AB C67078-A5008-A2

IXFH42N60P3. Polar3 TM HiperFET TM Power MOSFET. = 600V = 42A 185m. Preliminary Technical Information. R DS(on)

A I DM. W/ C V GS Gate-to-Source Voltage ± 16. Thermal Resistance Symbol Parameter Typ. Max. Units

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

Features. Symbol Parameter Rating Units V DS Drain-Source Voltage 30 V V GS Gate-Source Voltage ±20 V

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

Product Summary: BVDSS 30V RDSON (MAX.) 50mΩ 4.5A I D. Pb Free Lead Plating & Halogen Free EMB50P03J

IXTY18P10T IXTA18P10T IXTP18P10T

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

IXTY4N65X2 IXTA4N65X2 IXTP4N65X2

IXTA76N25T IXTP76N25T IXTQ76N25T IXTH76N25T

MMIX1F520N075T2 = 75V = 500A. 1.6m. TrenchT2 TM GigaMOS TM HiperFET TM Power MOSFET. (Electrically Isolated Tab)

TrenchMV TM Power MOSFET

IXFR18N90P V DSS. Polar TM HiPerFET TM Power MOSFET = 900V I D25 = 10.5A. R DS(on) 300ns. t rr

IXFR230N20T V DSS. GigaMOS TM Power MOSFET = 200V = 156A. 8.0m t rr. 200ns. (Electrically Isolated Tab)

TrenchMOS ultra low level FET

A I DM. W/ C V GS Gate-to-Source Voltage ± 20. Thermal Resistance Symbol Parameter Typ. Max. Units

IXTA180N10T IXTP180N10T

P-Channel Enhancement Mode Mosfet

Automotive N- and P-Channel 40 V (D-S) 175 C MOSFET

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

AO V Dual P + N-Channel MOSFET

SSF7NS65UF 650V N-Channel MOSFET

TrenchMV TM Power MOSFET

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

IXFA7N100P IXFP7N100P IXFH7N100P

P-Channel Enhancement Mode Mosfet

Package. TAB Drain S S G. Symbol Parameter Value Unit Test Conditions Note. V GS = 15 V, T C = 25 C Fig. 19 A 13.5 V GS = 15 V, T C = 100 C

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

Package. Renewable energy EV battery chargers High voltage DC/DC converters Switch Mode Power Supplies Part Number Package Marking

2SJ332(L), 2SJ332(S)

Package. Symbol Parameter Value Unit Test Conditions Note. V GS = 20 V, T C = 25 C Fig. 19 A 24 V GS = 20 V, T C = 100 C.

IXTA50N25T IXTQ50N25T

TO-247-3L Inner Circuit Product Summary I C) R DS(on)

IXTH3N150 V DSS. High Voltage Power MOSFET = 1500V I D25 = 3A 7.3. R DS(on) N-Channel Enhancement Mode. Avalanche Rated. Fast Intrinsic Diode TO-247

N-Channel ENHANCEMENT MODE POWER MOSFET 0V

Automotive N- and P-Channel 100 V (D-S) 175 C MOSFET

Package. Symbol Parameter Value Unit Test Conditions Note V GS = 15 V, T C = 25 C Fig. 19 A 7.5 V GS = 15 V, T C = 100 C.

Features. Symbol Parameter Rating Units V DS Drain-Source Voltage 600 V V GS Gate-Source Voltage ±30 V

V DS I D (at V GS = -10V) -50A R DS(ON) (at V GS = -6V) 100% UIS Tested 100% R g Tested. Symbol V V GS. Gate-Source Voltage I DM I D A A

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

Package. Symbol Parameter Value Unit Test Conditions Note. V GS = 15 V, T C = 25 C Fig. 19 A 19.7 V GS = 15 V, T C = 100 C.

OptiMOS 3 Power-Transistor

N-Channel 60 V (D-S) MOSFET

Trench Gate Power MOSFET

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

Package. Symbol Parameter Value Unit Test Conditions Note. V GS = 15 V, T C = 25 C Fig. 19 A 15 V GS = 15 V, T C = 100 C.

IXFK120N30T IXFX120N30T

IXFN140N30P. Polar TM Power MOSFET HiPerFET TM = 300V = 110A V DSS I D ns. t rr. N-Channel Enhancement Mode Avalanche Rated Fast Intrinsic Diode

Transcription:

N-Channel Enhancement-Mode Vertical DMOS FET Features Free from secondary breakdown Low power drive requirement Ease of paralleling Low C ISS and fast switching speeds Excellent thermal stability Integral source-drain diode High input impedance and high gain Applications Motor controls Converters Amplifiers Switches Power supply circuits Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.) General Description This enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex s well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown. Supertex s vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired. Ordering Information Device Package Option TO-9 /BV DGS (V) R DS(ON) (max) (Ω) VN16 VN16N3-G 6 3.. -G indicates package is RoHS compliant ( Green ) Pin Configuration (ON) (min) Absolute Maximum Ratings Parameter Value Drain-to-source voltage Drain-to-gate voltage BV DGS Gate-to-source voltage ±V Operating and storage temperature -55 O C to +15 O C Soldering temperature* 3 O C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground. Product Marking SiVN 1 6 Y Y W W SOURCE DRAIN GATE TO-9 (N3) YY = Year Sealed WW = Week Sealed = Green Packaging Package may or may not include the following marks: Si or TO-9 (N3) * Distance of 1.6mm from case for 1 seconds. 135 Bordeaux Drive, Sunnyvale, CA 9489 Tel: 48--8888 www.supertex.com

Thermal Characteristics Package (continuous) (ma) Notes: (continuous) is limited by max rated T j. (pulsed) Power Dissipation @T C = 5 O C (W) θ jc ( O C/W) θ ja ( O C/W) TO-9 35. 15 17 35. R (ma) RM Electrical Characteristics (T A = 5 O C unless otherwise specified) Sym Parameter Min Typ Max Units Conditions Drain-to-source breakdown voltage 6 - - V = V, = ma (th) Gate threshold voltage.8 -.4 V = V DS, = ma Δ(th) Change in (th) with temperature - -3.8-5.5 mv/ O C = V DS, = ma I GSS Gate body leakage - - 1 na = ± V, V DS = V SS (ON) R DS(ON) Zero gate voltage drain current On-state drain current Static drain-to-source on-state resistance Switching Waveforms and Test Circuit INPUT 1V V 1% t (ON) 9% t (OFF) - - - - 1 PULSE GENERATOR R GEN µa = V, V DS = Max Rating V DS =.8 Max Rating, = V, T A = 15C.5 - V A GS = 5.V, V DS = 5V..5 - = 1V, V DS = 5V - 3. 5. V Ω GS = 5.V, = 5mA -.5 3. = 1V, = A ΔR DS(ON) Change in R DS(ON) with temperature -.7 %/ O C = 1V, = A G FS Forward transductance 3 45 - mmho V DS = 5V, = 5mA C ISS Input capacitance - 55 65 C OSS Common source output capacitance - 5 C RSS Reverse transfer capacitance - 5. 8. t d(on) Turn-on delay time - 3. 5. t r Rise time - 5. 8. t d(off) Turn-off delay time - 6. 9. Notes: 1.. t f Fall time - 5. 8. pf ns = V, V DS = 5V, f = MHz = 5V, = A, R GEN = 5Ω V SD Diode forward voltage drop - 1. 1.8 V = V, I SD = A t rr Reverse recovery time - 4 - ns = V, I SD = A All D.C. parameters 1% tested at 5 O C unless otherwise stated. (Pulse test: 3µs pulse, % duty cycle.) All A.C. parameters sample tested. R L OUTPUT t d(on) t r t d(off) t F OUTPUT 1% 1% INPUT D.U.T. V 9% 9% 135 Bordeaux Drive, Sunnyvale, CA 9489 Tel: 48--8888 www.supertex.com

Typical Performance Curves 135 Bordeaux Drive, Sunnyvale, CA 9489 Tel: 48--8888 www.supertex.com 3

Typical Performance Curves (cont.) 1.1 Variation with Temperature 5. 4. On-Resistance vs. Drain Current = 5V B V D S S (normalized ) R D S(ON ) (ohms ) 3.. = 1V.9-5 5 1 15 T j (C).5 1.5..5 (amperes) Transfer Characteristics V (th) and R DS Variation with Temperature.5 V DS = 5V 1.6 1.9 (amperes ). 1.5 T A = -55C 5C 15C V G S(th ) (normalized ) 1.4 1. V (th) @ 1mA R DS @ 1V, A R DS @ 5V,.5A 1.6 1.3 R DS(ON) (normalized ).5.8.7 4 6 8 1 (volts).6.4-5 5 1 15 T j (C) Capacitance vs. Drain-to-Source Voltage Gate Drive Dynamic Characteristics 1 1 75 f = 1MHz 8 V DS = 1V 4V C (picofarads) 5 C ISS V G S (volts ) 6 4 8 pf 5 C OSS C RSS 1 3 4 V DS (volts) 4 pf..4.6.8 Q G (nanocoulombs) 135 Bordeaux Drive, Sunnyvale, CA 9489 Tel: 48--8888 www.supertex.com 4

3-Lead TO-9 Package Outline (N3) D A Seating Plane 1 3 L b e1 e Front View c Side View E1 1 3 E Bottom View Dimensions (inches) Symbol A b c D E E1 e e1 L MIN.17.14.14.175.15.8.95.45.5 NOM - - - - - - - - - MAX.1...5.165.15.15.55.61* JEDEC Registration TO-9. * This dimension is not specified in the original JEDEC drawing. The value listed is for reference only. This dimension is a non-jedec dimension. Drawings not to scale. Supertex Doc.#: DSPD-3TO9N3, Version D848. (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.) Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate product liability indemnification insurance agreement. Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http//www.supertex.com. 9 All rights reserved. Unauthorized use or reproduction is prohibited. Doc.# DSFP-VN16 A9 5 135 Bordeaux Drive, Sunnyvale, CA 9489 Tel: 48--8888 www.supertex.com