74LVC16244A; 74LVCH16244A

Similar documents
2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

Dual buffer/line driver; 3-state

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

The 74LV08 provides a quad 2-input AND function.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74LVC125A. 1. General description. 2. Features and benefits. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

Dual buffer/line driver; 3-state

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

Hex inverter with open-drain outputs

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state

Octal buffer/line driver; 3-state

74LVC126A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

74ALVC04. 1 General description. 2 Features and benefits. 3 Ordering information. Hex inverter

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

The 74LV08 provides a quad 2-input AND function.

74ALVCH V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

Single supply translating buffer/line driver; 3-state

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

Octal bus transceiver; 3-state

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state

2-input single supply translating NAND gate

74LVT244B; 74LVTH244B

74LVC07A-Q100. Hex buffer with open-drain outputs

74HC30-Q100; 74HCT30-Q100

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74LVC32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

74LVC1G125-Q100. Bus buffer/line driver; 3-state

74HC1G125; 74HCT1G125

The 74LVC10A provides three 3-input NAND functions.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

74AHC2G126; 74AHCT2G126

Bus buffer/line driver; 3-state

74HC541; 74HCT541. Octal buffer/line driver; 3-state

The 74AXP1G04 is a single inverting buffer.

The 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption.

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

The 74LVC1G02 provides the single 2-input NOR function.

The 74LV32 provides a quad 2-input OR function.

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1G02-Q100; 74HCT1G02-Q100

Low-power buffer with voltage-level translator

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

74LVCH322244A. 32-bit buffer/line driver; 30 series termination resistors; 5 V tolerant input/output; 3-state

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

74HC2G08-Q100; 74HCT2G08-Q100

74HC365; 74HCT365. Hex buffer/line driver; 3-state

74LVC541A-Q100. Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state

The 74AUP2G34 provides two low-power, low-voltage buffers.

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74HC1G32-Q100; 74HCT1G32-Q100

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

74AHC2G241; 74AHCT2G241

7-stage binary ripple counter

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

74HC2G125; 74HCT2G125

74AHC1G00; 74AHCT1G00

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74HC126; 74HCT126. Quad buffer/line driver; 3-state

74AHC1G125; 74AHCT1G125

74AVC General description. 2 Features and benefits. 1-to-4 fan-out buffer

74HC3G04; 74HCT3G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Triple inverter

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Dual 2-input NOR gate

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

Low-power configurable multiple function gate

74HC03-Q100; 74HCT03-Q100

74HC280; 74HCT bit odd/even parity generator/checker

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74AVCH General description. 2. Features and benefits. 16-bit transceiver with direction pin; 3.6 V tolerant; 3-state

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

Low-power 2-input NAND gate. The 74AUP1G00 provides the single 2-input NAND function.

Low-power buffer/line driver; 3-state

Low-power configurable multiple function gate

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74AHC541-Q100; 74AHCT541-Q100

74LV03. 1 General description. 2 Features and benefits. 3 Ordering information. Quad 2-input NAND gate

74AHC1G126; 74AHCT1G126

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

4-bit magnitude comparator

Single dual-supply translating 2-input OR with strobe

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.

Low-power inverter with open-drain output

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC153-Q100; 74HCT153-Q100

74LVT244A; 74LVTH244A

Low-power 2-input AND gate with open-drain

Transcription:

Rev. 14 15 June 2017 Product data sheet 1 General description 2 Features and benefits The are 16-bit non-inverting buffer/line drivers with 3-state bus compatible outputs. The device can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit buffer. It features four output enable inputs, (1OE to 4OE) each controlling four of the 3-state outputs. HIGH on noe causes the outputs to assume a high-impedance OFF-state. Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices in mixed 3.3 V and 5 V applications. The 74LVCH16244 bus hold on data inputs eliminates the need for external pull-up resistors to hold unused inputs. 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage range from 1.2 V to 3.6 V CMOS low power consumption Multibyte flow-through standard pin-out architecture Low inductance multiple power and ground pins for minimum noise and ground bounce Direct interface with TTL levels High-impedance when V CC = 0 V ll data inputs have bus hold. (74LVCH16244 only) Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8-C/JESD36 (2.7 V to 3.6 V) ESD protection: HBM JESD22-114F exceeds 2000 V MM JESD22-115-B exceeds 200 V CDM JESD22-C101E exceeds 1000 V Specified from -40 C to +85 C and -40 C to +125 C

3 Ordering information Table 1. Ordering information Type number Temperature range Package Name Description Version 74LVC16244DL 74LVCH16244DL 74LVC16244DGG 74LVCH16244DGG 74LVC16244EV 74LVCH16244EV 74LVC16244BX 74LVCH16244BX -40 C to +125 C SSOP48 plastic shrink small outline package; 48 leads; body width 7.5 mm -40 C to +125 C TSSOP48 plastic thin shrink small outline package; 48 leads; body width 6.1 mm -40 C to +125 C VFBG56 plastic very thin fine-pitch ball grid array package; 56 balls; body 4.5 x 7 x 0.65 mm -40 C to +125 C HXQFN60 plastic compatible thermal enhanced extremely thin quad flat package; no leads; 60 terminals; body 4 x 6 x 0.5 mm SOT370-1 SOT362-1 SOT702-1 SOT1134-2 4 Functional diagram 47 10 2 1Y0 36 30 13 3Y0 46 11 44 12 3 5 1Y1 1Y2 35 31 33 32 14 3Y1 16 3Y2 1OE 2OE 3OE 4OE 1 48 25 24 EN1 EN2 EN3 EN4 43 13 1OE 1 41 20 40 21 38 22 37 23 48 2OE 6 1Y3 8 2Y0 9 2Y1 11 2Y2 12 2Y3 32 33 25 3OE 30 40 29 41 27 42 26 43 24 4OE 17 3Y3 19 4Y0 20 4Y1 22 4Y2 23 4Y3 10 11 12 13 20 21 22 23 30 31 32 33 40 41 42 43 47 46 44 43 41 40 38 37 36 35 33 32 30 29 27 26 1 1 1 1 1 2 3 4 2 3 5 6 8 9 11 12 13 14 16 17 19 20 22 23 1Y0 1Y1 1Y2 1Y3 2Y0 2Y1 2Y2 2Y3 3Y0 3Y1 3Y2 3Y3 4Y0 4Y1 4Y2 4Y3 mna996 001aae231 Pin numbers are shown for SSOP48 and TSSOP48 packages only. Figure 1. Logic symbol Pin numbers are shown for SSOP48 and TSSOP48 packages only. Figure 2. IEC logic symbol 2 / 19

V CC data input to internal circuit mna705 Figure 3. Bus hold circuit 5 Pinning information 5.1 Pinning 1OE 1 48 2OE 1Y0 2 47 10 1Y1 3 4 46 45 11 1Y2 5 44 12 1Y3 V CC 6 7 43 42 13 V CC 2Y0 8 41 20 2Y1 9 10 40 39 21 2Y2 11 38 22 2Y3 3Y0 3Y1 3Y2 3Y3 V CC 4Y0 4Y1 4Y2 4Y3 4OE 12 13 14 15 16 17 18 19 20 21 22 23 24 74LVC16244 74LVCH16244 37 36 35 34 33 32 31 30 29 28 27 26 25 23 30 31 32 33 V CC 40 41 42 43 3OE 74LVC16244 ball 1 74LVCH16244 index area 1 2 3 4 5 6 B C D E F G H J K 001aaj052 Figure 4. Pin configuration SOT370-1 (SSOP48) and SOT362-1 (TSSOP48) 001aaj053 Transparent top view Figure 5. Pin configuration SOT702-1 (VFBG56) 3 / 19

terminal 1 index area D1 32 31 30 29 28 27 D4 1 D5 B20 B19 B18 D8 26 2 25 B1 B17 3 24 B2 B16 4 23 B3 B15 5 22 6 B4 74LVC16244 74LVCH16244 B14 21 B5 B13 7 20 B6 B12 8 19 B7 B11 9 (1) 18 10 D6 B8 B9 B10 D7 17 D2 11 12 13 14 15 16 D3 Transparent top view 001aaj054 (1) This is not a supply pin, the substrate is attached to this pad using conductive die attach material. There is no electrical or mechanical requirement to solder this pad however if it is soldered the solder land should remain floating or be connected to. Figure 6. Pin configuration SOT1134-2 (HXQFN60) 5.2 Pin description 4 / 19

Table 2. Pin description Symbol Pin SOT370-1 and SOT362-1 SOT702-1 SOT1134-2 Description 1OE, 2OE, 3OE, 4OE 1, 48, 25, 24 1, 6, K6, K1 30, 29, 14, 13 output enable input (active LOW) 1Y0 to 1Y3 2, 3, 5, 6 B2, B1, C2, C1 B20, 31, D5, D1 data output 2Y0 to 2Y3 8, 9, 11, 12 D2, D1, E2, E1 2, B2, B3, 5 data output 3Y0 to 3Y3 13, 14, 16, 17 F1, F2, G1, G2 6, B5, B6, 9 data output 4Y0 to 4Y3 19, 20, 22, 23 H1, H2, J1, J2 D2, D6, 12, B8 data output 4, 10, 15, 21, 28,34, 39, 45 B3, B4, D3, D4, G3, G4, J3, J4 32, 3, 8, 11, 16, 19, 24, 27 ground (0 V) V CC 7, 18, 31, 42 C3, C4, H3, H4 1, 10, 17, 26 supply voltage 10 to 13 47, 46, 44, 43 B5, B6, C5, C6 B18, 28, D8, D4 data input 20 to 23 41, 40, 38, 37 D5, D6, E5, E6 25, B16, B15, 22 data input 30 to 33 36, 35, 33, 32 F6, F5, G6, G5 21, B13, B12, 18 data input 40 to 43 30, 29, 27, 26 H6, H5, J6, J5 D3, D7, 15, B10 data input n.c. - 2, 3, 4, 5, K2, K3,K4, K5 4, 7, 20, 23, B1,B4, B7, B9, B11, B14,B17, B19 not connected 6 Functional description Table 3. Function table H = HIGH voltage level; L = LOW voltage level; X = don t care; Z = high-impedance OFF-state. Control Input Output noe nn nyn L L L L H H H X Z 5 / 19

7 Limiting values Table 4. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage -0.5 +6.5 V I IK input clamping current V I < 0 V -50 - m V I input voltage [1] -0.5 +6.5 V I OK output clamping current V O > V CC or V O < 0 V - ±50 m V O output voltage output HIGH or LOW [2] -0.5 V CC + 0.5 V output 3-state [2] -0.5 +6.5 V I O output current V O = 0 V to V CC - ±50 m I CC supply current - 100 m I ground current -100 - m T stg storage temperature -65 +150 C P tot total power dissipation T amb = -40 C to +125 C; (T)SSOP48 package [3] - 500 mw VFBG56 package [4] - 1 000 mw HXQFN60 package [4] - 1 000 mw [1] The minimum input voltage ratings may be exceeded if the input current ratings are observed. [2] The output voltage ratings may be exceeded if the output current ratings are observed. [3] bove 60 C the value of P tot derates linearly with 5.5 mw/k. [4] bove 70 C the value of P tot derates linearly with 1.8 mw/k. 8 Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V CC supply voltage 1.65-3.6 V functional 1.2-3.6 V V I input voltage 0-5.5 V V O output voltage output HIGH or LOW 0 - V CC V output 3-state 0-5.5 V T amb ambient temperature in free air -40 - +125 C Δt/ΔV input transition rise and fall rate V CC = 1.2 V to 2.7 V 0-20 ns/v V CC = 2.7 V to 3.6 V 0-10 ns/v 6 / 19

9 Static characteristics Table 6. Static characteristics t recommended operating conditions. Voltages are referenced to (ground = 0 V). Symbol Parameter Conditions -40 C to +85 C -40 C to +125 C Unit Min Typ [1] Max Min Max V IH V IL HIGH-level input voltage LOW-level input voltage V CC = 1.2 V 1.08 - - 1.08 - V V CC = 1.65 V to 1.95 V 0.65V CC - - 0.65V CC - V V CC = 2.3 V to 2.7 V 1.7 - - 1.7 - V V CC = 2.7 V to 3.6 V 2.0 - - 2.0 - V V CC = 1.2 V - - 0.12-0.12 V V CC = 1.65 V to 1.95 V - - 0.35V CC - 0.35V CC V V CC = 2.3 V to 2.7 V - - 0.7-0.7 V V CC = 2.7 V to 3.6 V - - 0.8-0.8 V V OH HIGH-level output voltage V I = V IH or V IL I O = -100 μ; V CC = 1.65 V to 3.6 V V CC -0.2 - - V CC -0.3 - V I O = -4 m; V CC = 1.65 V 1.2 - - 1.05 - V I O = -8 m; V CC = 2.3 V 1.8 - - 1.65 - V I O = -12 m; V CC = 2.7 V 2.2 - - 2.05 - V I O = -18 m; V CC = 3.0 V 2.4 - - 2.25 - V I O = -24 m; V CC = 3.0 V 2.2 - - 2.0 - V V OL LOW-level output voltage V I = V IH or V IL I O = 100 μ; V CC = 1.65 V to 3.6 V - - 0.2-0.3 V I I input leakage current I O = 4 m; V CC = 1.65 V - - 0.45-0.65 V I O = 8 m; V CC = 2.3 V - - 0.6-0.8 V I O = 12 m; V CC = 2.7 V - - 0.4-0.6 V I O = 24 m; V CC = 3.0 V - - 0.55-0.8 V V CC = 3.6 V; V I = 5.5 V or - ±0.1 ±5 - ±20 μ I OZ OFF-state output V I = V IH or V IL ; V CC = 3.6 V; current [2] V O = 5.5 V or ; - ±0.1 ±5 - ±20 μ I OFF power-off leakage current V CC = 0 V; V I or V O = 5.5 V - ±0.1 ±10 - ±20 μ I CC supply current V CC = 3.6 V; I O = 0 ; V I = V CC or - 0.1 20-80 μ ΔI CC additional supply current per input pin; V CC = 2.7 V to 3.6 V; V I = V CC - 0.6 V; I O = 0-5 500-5 000 μ 7 / 19

Symbol Parameter C I I BHL I BHH I BHLO input capacitance bus hold LOW current [3][4] bus hold HIGH current [3][4] Conditions -40 C to +85 C -40 C to +125 C Min Typ [1] Max Min Max V CC = 0 V to 3.6 V; - 5.0 - - - pf V I = to V CC V CC = 1.65; V I = 0.58 V 10 - - 10 - μ V CC = 2.3; V I = 0.7 V 30 - - 25 - μ V CC = 3.0; V I = 0.8 V 75 - - 60 - μ V CC = 1.65; V I = 1.07 V -10 - - -10 - μ V CC = 2.3; V I = 1.7 V -30 - - -25 - μ V CC = 3.0; V I = 2.0 V -75 - - -60 - μ bus hold LOW V CC = 1.95 V 200 - - 200 - μ overdrive current [3][5] V CC = 2.7 V 300 - - 300 - μ V CC = 3.6 V 500 - - 500 - μ Unit I BHHO bus hold HIGH V CC = 1.95 V -200 - - -200 - μ overdrive current [3][5] V CC = 2.7 V -300 - - -300 - μ V CC = 3.6 V -500 - - -500 - μ [1] ll typical values are measured at V CC = 3.3 V and T amb = 25 C. [2] The bus hold circuit is switched off when V I > V CC allowing 5.5 V on the input terminal. [3] Valid for data inputs only. Control inputs do not have a bus hold circuit. [4] The specified sustaining current at the data input holds the input below the specified V I level. [5] The specified overdrive current at the data input forces the data input to the opposite logic input state. 10 Dynamic characteristics Table 7. Dynamic characteristics Voltages are referenced to (ground = 0 V). For test circuit see Figure 9. Symbol Parameter t pd t en propagation delay enable time Conditions nn to nyn; see Figure 7 [2] -40 C to +85 C -40 C to +125 C Min Typ [1] Max Min Max V CC = 1.2 V - 11.0 - - - ns V CC = 1.65 V to 1.95 V 1.5 4.8 10.7 1.5 11.3 ns V CC = 2.3 V to 2.7 V 1.0 2.6 5.3 1.0 5.9 ns V CC = 2.7 V 1.0 2.6 4.7 1.0 6.0 ns V CC = 3.0 V to 3.6 V 1.1 2.2 4.1 1.1 5.5 ns noe to nyn; see Figure 8 [2] V CC = 1.2 V - 15.0 - - - ns V CC = 1.65 V to 1.95 V 1.5 6.2 12.1 1.5 12.7 ns V CC = 2.3 V to 2.7 V 1.0 3.5 6.4 1.0 7.1 ns V CC = 2.7 V 1.0 3.3 5.8 1.0 7.5 ns V CC = 3.0 V to 3.6 V 1.0 2.8 4.6 1.0 6.0 ns Unit 8 / 19

Symbol Parameter Conditions -40 C to +85 C -40 C to +125 C Unit Min Typ [1] Max Min Max t dis disable time noe to nyn; see Figure 8 [2] C PD power dissipation capacitance V CC = 1.2 V - 10.0 - - - ns V CC = 1.65 V to 1.95 V 2.5 4.4 8.7 2.5 9.4 ns V CC = 2.3 V to 2.7 V 1.0 2.4 4.9 1.0 5.3 ns V CC = 2.7 V 1.0 3.2 6.2 1.0 8.0 ns V CC = 3.0 V to 3.6 V 1.8 3.1 5.2 1.8 6.5 ns per input; V I = to V CC [3] V CC = 1.65 V to 1.95 V - 4.8 - - - pf V CC = 2.3 V to 2.7 V - 8.3 - - - pf V CC = 3.0 V to 3.6 V - 11.4 - - - pf [1] Typical values are measured at T amb = 25 C and V CC = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively. [2] t pd is the same as t PLH and t PHL. t en is the same as t PZL and t PZH. t dis is the same as t PLZ and t PHZ. [3] C PD is used to determine the dynamic power dissipation (P D in μw). P D = C PD x V CC 2 x fi x N + (C L x V CC 2 x fo ) where: f i = input frequency in MHz; f o = output frequency in MHz C L = output load capacitance in pf V CC = supply voltage in Volts N = number of inputs switching (C L x V CC 2 x fo ) = sum of the outputs. 10.1 Waveforms and test circuit V I nn input V OH t PLH tphl nyn output V OL mna171 Measurement points are given in Table 8. Logic levels: V OL and V OH are typical output voltage levels that occur with the output load. Figure 7. The input (nn) to output (nyn) propagation delays 9 / 19

V I noe input t PLZ t PZL V CC output LOW-to-OFF OFF-to-LOW V OL V X V OH output HIGH-to-OFF OFF-to-HIGH Measurement points are given in Table 8. t PHZ outputs enabled V Y outputs disabled Logic levels: V OL and V OH are typical output voltage levels that occur with the output load. Figure 8. 3-state enable and disable times t PZH outputs enabled mna362 Table 8. Measurement points Supply voltage Input V CC V I t r = t f V X V Y 1.2 V 0.5 V CC V CC 2.5 ns V OL + 0.15 V V OH - 0.15 V 1.65 V to 1.95 V 0.5 V CC V CC 2.5 ns V OL + 0.15 V V OH - 0.15 V 2.3 V to 2.7 V 0.5 V CC V CC 2.5 ns V OL + 0.15 V V OH - 0.15 V 2.7 V 1.5 V 2.7 V 2.5 ns V OL + 0.3 V V OH - 0.3 V 3.0 V to 3.6 V 1.5 V 2.7 V 2.5 ns V OL + 0.3 V V OH - 0.3 V 10 / 19

t W V I negative pulse 0 V 90 % 10 % t f t r t r t f V I positive pulse 0 V 10 % 90 % t W V EXT V CC G V I DUT V O RL RT CL RL 001aae331 Test data is given in Table 9. Definitions for test circuit: R L = Load resistance. C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to output impedance Z o of the pulse generator. V EXT = External voltage for measuring switching times. Figure 9. Test circuit for measuring switching times Table 9. Test data Supply voltage Input Load V EXT V I t r, t f C L R L t PLH, t PHL t PLZ, t PZL t PHZ, t PZH 1.2 V V CC 2 ns 30 pf 1 kω open 2 V CC 1.65 V to 1.95 V V CC 2 ns 30 pf 1 kω open 2 V CC 2.3 V to 2.7 V V CC 2 ns 30 pf 500 Ω open 2 V CC 2.7 V 2.7 V 2.5 ns 50 pf 500 Ω open 2 V CC 3.0 V to 3.6 V 2.7 V 2.5 ns 50 pf 500 Ω open 2 V CC 11 / 19

11 Package outline SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm SOT370-1 D E X c y H E v M Z 48 25 Q 2 1 ( ) 3 pin 1 index θ L p 1 24 L e b p w M detail X 0 5 10 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 2 3 b p c D (1) E (1) e H E L L p Q v w y Z (1) max. mm 2.8 0.4 0.2 2.35 2.20 0.25 0.3 0.2 0.22 0.13 16.00 15.75 7.6 7.4 10.4 1.0 1.2 0.635 1.4 0.25 10.1 0.6 1.0 0.18 0.1 0.85 0.40 θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT370-1 REFERENCES IEC JEDEC JEIT MO-118 EUROPEN PROJECTION ISSUE DTE 99-12-27 03-02-19 Figure 10. Package outline SOT370-1 (SSOP48) 12 / 19

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm SOT362-1 D E X c y H E v Z 48 25 2 1 Q ( 3 ) pin 1 index 1 24 w e b p L detail X L p θ 0 2.5 5 mm scale Dimensions (mm are the original dimensions) mm Unit max nom min Outline version SOT362-1 1 2 3 b p c D (1) 0.15 1.05 0.28 0.2 12.6 6.2 8.3 0.8 0.50 0.8 8 1.2 0.25 0.5 1 0.25 0.08 0.1 0.05 0.85 0.17 0.1 12.4 6.0 7.9 0.4 0.35 0.4 0 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. References IEC JEDEC JEIT MO-153 E (2) e H E L L p Q v w y Z European projection θ sot362-1_po Issue date 03-02-19 13-08-05 Figure 11. Package outline SOT362-1 (TSSOP48) 13 / 19

VFBG56: plastic very thin fine-pitch ball grid array package; 56 balls; body 4.5 x 7 x 0.65 mm SOT702-1 D B ball 1 index area E 2 1 detail X e e 1 1/2 e b # v M # w M C C B y 1 C C y K J H G e F E e 2 D 1/2 e C X B ball 1 index area 1 2 3 4 5 6 DIMENSIONS (mm are the original dimensions) UNIT 1 2 b D E e e 1 e 2 v w y y max. 1 0 2.5 5 mm mm 1 0.3 0.2 0.7 0.6 0.45 0.35 4.6 4.4 7.1 6.9 0.65 3.25 5.85 0.15 0.08 0.08 0.1 scale OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT702-1 MO-225 02-08-08 03-07-01 Figure 12. Package outline SOT702-1 (VFBG56) 14 / 19

HXQFN60: plastic compatible thermal enhanced extremely thin quad flat package; no leads; 60 terminals; body 4 x 6 x 0.5 mm SOT1134-2 D B terminal 1 index area E 2 1 detail X e 2 e 1 b er v w C C B v w C B e C L 1 D2 D6 11 1/2 e 16 B8 B10 et D3 D7 y 1 C C y L er et 10 B7 B11 17 e E h e 3 e 4 1/2 e B1 B17 terminal 1 index area 1 D5 D1 32 B20 B18 D h 27 26 D8 D4 et er X et K er 0 5 mm Dimensions Unit 1 2 b D D h E E h e e 1 e 2 e 3 e 4 er et K L L 1 v w y y 1 mm max nom min 0.50 0.08 0.05 0.02 0.42 0.40 0.38 0.28 0.23 0.18 4.1 4.0 3.9 1.95 1.85 1.75 6.1 6.0 5.9 3.95 3.85 3.75 0.5 1.0 2.5 3.0 4.5 0.5 0.49 0.25 0.20 0.15 0.28 0.23 0.18 0.195 0.145 0.095 0.1 0.05 0.08 0.1 sot1134-2_po Outline version References IEC JEDEC JEIT European projection Issue date SOT1134-2 - - - - - - - - - 11-08-15 Figure 13. Package outline SOT1134-2 (HXQFN60) 15 / 19

12 bbreviations Table 10. bbreviations cronym Description CDM CMOS DUT ESD HBM MM TTL Charged Device Model Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 13 Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes 74LVC_LVCH16244 v.14 20170615 Product data sheet - 74LVC_LVCH16244 v.13 Modifications: The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Figure 1 updated. 74LVC_LVCH16244 v.13 20140207 Product data sheet - 74LVC_LVCH16244 v.12 Modifications: Table 5: Minimum V CC changed from 2.3 V to 1.65 V (errata). 74LVC_LVCH16244 v.12 20120305 Product data sheet - 74LVC_LVCH16244 v.11 74LVC_LVCH16244 v.11 20111027 Product data sheet - 74LVC_LVCH16244 v.10 74LVC_LVCH16244 v.10 20110429 Product data sheet - 74LVC_LVCH16244 v.9 74LVC_LVCH16244 v.9 20100318 Product data sheet - 74LVC_LVCH16244 v.8 74LVC_LVCH16244 v.8 20081117 Product data sheet - 74LVC_LVCH16244 v.7 74LVC_LVCH16244 v.7 20031208 Product specification - 74LVC_LVCH16244 v.6 74LVC_LVCH16244 v.6 20030130 Product specification - 74LVC_LVCH16244 v.5 74LVC_LVCH16244 v.5 20021030 Product specification - 74LVC_H16244 v.4 74LVC_H16244 v.4 19971028 Product specification - 74LVC16244_ 74LVCH16244 v.3 74LVC16244_ 74LVCH16244 v.3 19971028 Product specification - 74LVC16244 v.2 74LVC16244 v.2 19970630 Product specification - 74LVC16244 v.1 74LVC16244 v.1 - - - - 16 / 19

14 Legal information 14.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term 'short data sheet' is explained in section "Definitions". [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 14.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 14.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. 17 / 19

Non-automotive qualified products Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications. Translations non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 14.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 18 / 19

Contents 1 General description... 1 2 Features and benefits...1 3 Ordering information... 2 4 Functional diagram...2 5 Pinning information... 3 5.1 Pinning...3 5.2 Pin description... 4 6 Functional description...5 7 Limiting values...6 8 Recommended operating conditions... 6 9 Static characteristics...7 10 Dynamic characteristics...8 10.1 Waveforms and test circuit... 9 11 Package outline...12 12 bbreviations... 16 13 Revision history... 16 14 Legal information...17 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'. Nexperia B.V. 2017. ll rights reserved. For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 15 June 2017 Document identifier: 74LVC_LVCH16244