DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)

Similar documents
74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Logic Diagram. Connection Diagram. Function Table (Each Latch)

DM74LS02 Quad 2-Input NOR Gate

DM74LS08 Quad 2-Input AND Gates


DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

DM74LS05 Hex Inverters with Open-Collector Outputs

DM7404 Hex Inverting Gates

DM74LS670 3-STATE 4-by-4 Register File

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

DM Bit Addressable Latch

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

CD4028BC BCD-to-Decimal Decoder

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

DM7490A Decade and Binary Counter

74LS165 8-Bit Parallel In/Serial Output Shift Registers

74F153 Dual 4-Input Multiplexer

CD4028BC BCD-to-Decimal Decoder

74F30 8-Input NAND Gate

74F175 Quad D-Type Flip-Flop

74F379 Quad Parallel Register with Enable

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

74F139 Dual 1-of-4 Decoder/Demultiplexer

74F109 Dual JK Positive Edge-Triggered Flip-Flop

74F194 4-Bit Bidirectional Universal Shift Register

CD4024BC 7-Stage Ripple Carry Binary Counter

74F174 Hex D-Type Flip-Flop with Master Reset

74LS393 Dual 4-Bit Binary Counter

DM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

MM74HC139 Dual 2-To-4 Line Decoder

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD4013BC Dual D-Type Flip-Flop

DM7446A, DM7447A BCD to 7-Segment Decoders/Drivers


CD4049UBC CD4050BC Hex Inverting Buffer Hex Non-Inverting Buffer

CD4021BC 8-Stage Static Shift Register

MM74C14 Hex Schmitt Trigger

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

MM74HC573 3-STATE Octal D-Type Latch

CD4528BC Dual Monostable Multivibrator

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

MM74C906 Hex Open Drain N-Channel Buffers

MM74HC175 Quad D-Type Flip-Flop With Clear

CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders

74F537 1-of-10 Decoder with 3-STATE Outputs

MM74HCT08 Quad 2-Input AND Gate

MM74HC154 4-to-16 Line Decoder

MM74HC00 Quad 2-Input NAND Gate

MM74HC138 3-to-8 Line Decoder

74AC08 74ACT08 Quad 2-Input AND Gate

DM74LS02 Quad 2-Input NOR Gates

MM74HC08 Quad 2-Input AND Gate

DM74LS90/DM74LS93 Decade and Binary Counters

DM74LS154 4-Line to 16-Line Decoder/Demultiplexer

MM74C14 Hex Schmitt Trigger

MM74HCT138 3-to-8 Line Decoder

CD4511BC BCD-to-7 Segment Latch/Decoder/Driver

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

MM74HC32 Quad 2-Input OR Gate

MM74HC373 3-STATE Octal D-Type Latch

CD40106BC Hex Schmitt Trigger

Low Power Quint Exclusive OR/NOR Gate

DM74LS11 Triple 3-Input AND Gates

CD4093BC Quad 2-Input NAND Schmitt Trigger

MM74HC244 Octal 3-STATE Buffer

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC373 3-STATE Octal D-Type Latch

DM74LS375 4-Bit Latch

74FR74 74FR1074 Dual D-Type Flip-Flop

DM74LS174/DM74LS175 Hex/Quad D Flip-Flops with Clear

MM74HC374 3-STATE Octal D-Type Flip-Flop

74F283 4-Bit Binary Full Adder with Fast Carry

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

MM74HC251 8-Channel 3-STATE Multiplexer

74F269 8-Bit Bidirectional Binary Counter

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

DM74LS138, DM74LS139 Decoders/Demultiplexers

74ACT825 8-Bit D-Type Flip-Flop

74AC153 74ACT153 Dual 4-Input Multiplexer

74F Bit Random Access Memory with 3-STATE Outputs

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

Excellent Integrated System Limited

MM74C85 4-Bit Magnitude Comparator

74F539 Dual 1-of-4 Decoder with 3-STATE Outputs

74F Bit D-Type Flip-Flop

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

74VHC00 Quad 2-Input NAND Gate

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74F240 74F241 74F244 Octal Buffers/Line Drivers with 3-STATE Outputs

DM74LS181 4-Bit Arithmetic Logic Unit

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

74VHC00 Quad 2-Input NAND Gate

Transcription:

Quad Latch General Description These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable is HIGH, and the Q output will follow the data input as long as the enable remains HIGH. When the enable goes LOW, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go HIGH. These latches feature complementary Q and Q outputs from a 4-bit latch, and are available in 16-pin packages. August 1986 Revised March 2000 DM74LS75 Quad Latch Ordering Code: Order Number Package Number Package Description DM74LS75M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow DM74LS75N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code. Logic Diagram Connection Diagram (Each Latch) Function Table (Each Latch) Inputs Outputs D Enable Q Q L H L H H H H L X L Q 0 Q 0 H = HIGH Level L = LOW Level X = Don't Care Q 0 = The Level of Q Before the HIGH-to-LOW Transition of ENABLE 2000 Fairchild Semiconductor Corporation DS006374 www.fairchildsemi.com

Absolute Maximum Ratings(Note 1) Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range 0 C to +70 C Storage Temperature Range 65 C to +150 C Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions table will define the conditions for actual device operation. Recommended Operating Conditions Symbol Parameter Min Nom Max Units V CC Supply Voltage 4.75 5 5.25 V V IH HIGH Level Input Voltage 2 V V IL LOW Level Input Voltage 0.8 V I OH HIGH Level Output Current 0.4 ma I OL LOW Level Output Current 8 ma t W Enable Pulse Width (Note 5) 20 ns t SU Setup Time (Note 5) 20 ns t H Hold Time (Note 5) 0 ns T A Free Air Operating Temperature 0 70 C Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Typ Symbol Parameter Conditions Min (Note 2) Max Units V I Input Clamp Voltage V CC = Min, I I = 18 ma 1.5 V V OH HIGH Level V CC = Min, I OH = Max Output Voltage V IL = Max, V IH = Min 2.7 3.5 V V OL LOW Level V CC = Min, I OL = Max 0.35 0.5 Output Voltage V IL = Max, V IH = Min V I OL = 4 ma, V CC = Min 0.25 0.4 I I Input Current @ Max V CC = Max, V I = 7V D 0.1 Input Voltage Enable 0.4 ma I IH HIGH Level Input V CC = Max, V I = 2.7V D 20 Current Enable 80 µa I IL LOW Level Input V CC = Max, V I = 0.4V D 0.4 Current Enable 1.6 ma I OS Short Circuit Output Current V CC = Max (Note 2) 20 100 ma I CC Supply Current V CC = Max (Note 3) 6.3 12 ma Note 2: All typicals are at V CC = 5V, T A = 25 C. Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second. Note 4: I CC is measured with all outputs open and all inputs grounded. Note 5: T A = 25 C and V CC = 5V. www.fairchildsemi.com 2

Switching Characteristics at V CC = 5V and T A = 25 C From (Input) R L = 2 kω Symbol Parameter To (Output) C L = 15 pf C L = 50 pf Units Min Max Min Max D to Q 27 30 ns D to Q 17 25 ns D to Q 20 25 ns D to Q 15 20 ns Enable to Q 27 30 ns Enable to Q 25 30 ns Enable to Q 30 30 ns Enable to Q 15 20 ns DM74LS75 3 www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A www.fairchildsemi.com 4

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) DM74LS75 Quad Latch 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com 5 www.fairchildsemi.com